Skip to content
View ANIIIIII's full-sized avatar

Block or report ANIIIIII

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
54 stars written in C
Clear filter

Linux kernel source tree

C 188,834 55,326 Updated Mar 2, 2025

This repository contains several applications, demonstrating the Meltdown bug.

C 4,127 523 Updated May 30, 2022

This project hosts security advisories and their accompanying proof-of-concepts related to research conducted at Google which impact non-Google owned code.

C 3,625 439 Updated Feb 27, 2025

Meltdown Exploit PoC

C 945 269 Updated Feb 14, 2018

Guidance for the Spectre, Meltdown, Speculative Store Bypass, Rogue System Register Read, Lazy FP State Restore, Bounds Check Bypass Store, TLBleed, and L1TF/Foreshadow vulnerabilities as well as g…

C 791 150 Updated Dec 23, 2024

A minimal kvm example

C 479 145 Updated Jul 30, 2022

Implementation of Differentiable Digital Signal Processing (DDSP) in Pytorch

C 460 57 Updated Oct 28, 2023

A practical attack framework for precise enclave execution control

C 449 86 Updated Jan 15, 2025

Reverse Engineering Page Table Caches in Your Processor

C 367 65 Updated May 5, 2021
C 322 32 Updated Aug 22, 2023

Proof of concept code for the Spectre CPU exploit.

C 303 89 Updated Jan 28, 2023

A small library to modify all page-table levels of all processes from user space for x86_64 and ARMv8.

C 249 72 Updated Oct 30, 2024

This repository contains examples of Flush+Flush cache attacks

C 157 54 Updated Oct 12, 2021

This repository contains several tools to perform Cache Template Attacks

C 145 63 Updated Sep 6, 2023

Header files for Intel TSX (Transactional Synchronization Extension) development

C 132 30 Updated May 9, 2020

tools for setting and accessing advaned low-level CPU features

C 128 35 Updated Aug 9, 2023

Very low-overhead timer/counter interfaces for C on Intel 64 processors.

C 122 17 Updated Oct 17, 2019

L1TF (Foreshadow) VM guest to host memory read PoC

C 111 25 Updated Oct 8, 2018

[UNMAINTAINED] Implementation of the FLUSH+RELOAD side channel attack

C 60 24 Updated Nov 4, 2017

This repository contains several tools to perform Prefetch Side-Channel Attacks

C 57 19 Updated Feb 22, 2017

A programming language to write bitsliced ciphers

C 56 11 Updated Sep 4, 2024

A bitsliced implementation of ECB and CTR AES

C 47 15 Updated Aug 1, 2024

Hands on with side-channels: a tutorial on covert-channels built using shared CPU resources. Three different covert-channel implementations based on Flush+Reload and Prime+Probe (L1, LLC) side-chan…

C 43 12 Updated Jun 25, 2019

GitHub (mirror) repository for the Mastik toolkit, written by Yuval Yarom https://cs.adelaide.edu.au/~yval/Mastik/

C 37 11 Updated Sep 19, 2019

Proof-of-concept C implementation of AES with masking technique to prevent side-channel analysis attacks

C 35 2 Updated Oct 7, 2020

Training in Transient Execution and PhantomCALL, from Inception (SEC'23) Artifacts.

C 33 4 Updated Feb 19, 2024

Telling your secrets without page faults: Stealthy page table-based attacks on enclaved execution

C 30 8 Updated Apr 21, 2018

Library for Prime+Probe cache side-channel attacks on L1 and L2

C 30 11 Updated Jun 10, 2020

Code to evaluate XLATE attacks as well existing cache attacks.

C 30 11 Updated Aug 17, 2018

The open-source component of Prime+Scope, published at CCS 2021

C 30 7 Updated Jul 18, 2023
Next