Skip to content
View AlvinRolling's full-sized avatar
🧑‍💼
🧑‍💼

Block or report AlvinRolling

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
12 stars written in Verilog
Clear filter

Open source FPGA-based NIC and platform for in-network compute

Verilog 1,786 429 Updated Jul 5, 2024

SERV - The SErial RISC-V CPU

Verilog 1,474 197 Updated Jan 29, 2025
Verilog 1,361 282 Updated Jan 27, 2025

Verilog library for ASIC and FPGA designers

Verilog 1,241 290 Updated May 8, 2024

Verilog PCI express components

Verilog 1,194 314 Updated Apr 26, 2024

Verilog I2C interface for FPGA implementation

Verilog 571 176 Updated Jul 15, 2024

FuseSoC-based SoC for VeeR EH1 and EL2

Verilog 306 68 Updated Dec 11, 2024

A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

Verilog 220 52 Updated Jan 31, 2025

This is the main repository for all the examples for the book Practical UVM

Verilog 178 111 Updated Oct 21, 2020

SystemVerilog synthesis tool

Verilog 177 23 Updated Jan 31, 2025

An Approximate Logic Synthesis Framework based on Boolean Matrix Factorization

Verilog 29 14 Updated Nov 13, 2023

An open source Mini SoC Generator which will generate SoC based on parameters.

Verilog 2 1 Updated Nov 20, 2024