Skip to content
View EdisonChenxiansheng's full-sized avatar

Block or report EdisonChenxiansheng

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
2 stars written in Assembly
Clear filter

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Assembly 2,388 725 Updated Feb 25, 2025

Functional verification project for the CORE-V family of RISC-V cores.

Assembly 494 232 Updated Feb 20, 2025