Skip to content
View Gracana's full-sized avatar

Block or report Gracana

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
6 stars written in Verilog
Clear filter

SERV - The SErial RISC-V CPU

Verilog 1,488 201 Updated Jan 29, 2025

IceChips is a library of all common discrete logic devices in Verilog

Verilog 139 23 Updated Nov 20, 2024

USB Full Speed PHY

Verilog 40 6 Updated May 3, 2020

An open source FPGA PCI core & 8250-Compatible PCI UART core

Verilog 40 5 Updated Jan 14, 2021

An FPGA/PCI Device Reference Platform

Verilog 28 3 Updated Dec 10, 2020

A wishbone controlled FM transmitter hack

Verilog 21 2 Updated Jan 16, 2024
6 stars written in Verilog