Skip to content
View JackLinkin's full-sized avatar

Block or report JackLinkin

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Tools for X-ray CT reconstruction

C++ 32 10 Updated Jul 1, 2024

SJTU-CS337 Computer Graphics Course Project

Python 95 29 Updated Feb 27, 2019

3D Reconstruction from of 2D X-rays

Python 130 33 Updated Jan 19, 2021

Computed Tomography Image Reconstruction Project using MATLAB

MATLAB 93 35 Updated Sep 6, 2019

Algorithms for ct reconstruction

Python 87 29 Updated Jul 18, 2021

cocotb: Python-based chip (RTL) verification

Python 1,895 536 Updated Feb 26, 2025

Demo Sources for Learning Spinal HDL

Verilog 14 2 Updated Dec 5, 2022

AdderNet ResNet20 for cifar10 written in SpinalHDL

Scala 32 7 Updated Mar 14, 2021

The sources of the online SpinalHDL doc

Python 26 61 Updated Feb 20, 2025

SpinalHDL-tutorial based on Jupyter Notebook

Jupyter Notebook 130 48 Updated Jun 14, 2024

Lightweight Chisel template

Scala 12 Updated May 30, 2020

Chisel HDL Template Repository

Scala 7 1 Updated Feb 11, 2023

A Chisel implementation for an FPGA Pin Finder thru UART

Scala 13 1 Updated Sep 24, 2024

Uart module written in chisel

Scala 13 3 Updated Feb 19, 2016

自建 chisel 工程模板

Scala 12 5 Updated Jul 19, 2023

A template project for beginning new Chisel work

Scala 616 187 Updated Jan 30, 2025

The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.

Dart 404 73 Updated Feb 20, 2025

Cosimulation for the Rapid Open Hardware Development (ROHD) framework with other simulators

Dart 21 3 Updated Feb 4, 2025

this is verilog code for clock divider by n , n may be odd or even , and output clock is 50% duty cycle .

Verilog 6 2 Updated Apr 29, 2021

Validated, scalable, community developed variant calling, RNA-seq and small RNA analysis

Python 996 354 Updated Aug 24, 2024

Returns the number of each Watson-Crick base in a given sequence. Useful for looking at G-T content!

Python 1 Updated Oct 23, 2020

DNA/Protein sequence alignment and min/max alignment to observe conservation of rare codon clustering

C++ 1 1 Updated Apr 30, 2014

Watson-Crick implementation which predicts secondary molecular structure of DNA.

C++ 1 Updated Nov 22, 2016

Watson Crick DES & BLOWFISH modification

Python 1 Updated Nov 29, 2020

PrimerDriver - Automated design of mutagenic PCR primers

Python 8 Updated Nov 8, 2024

Scala based HDL

Scala 1,730 339 Updated Feb 20, 2025

Linux on LiteX-VexRiscv

Python 615 177 Updated Jul 9, 2024

TangNano-20K-example

GLSL 105 30 Updated Nov 15, 2023

🔬 Path to a free self-taught education in Bioinformatics!

5,812 973 Updated Apr 8, 2024
Next