-
Notifications
You must be signed in to change notification settings - Fork 1
/
Copy pathsom_2_bits_af.pin
110 lines (102 loc) · 8.9 KB
/
som_2_bits_af.pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
-- Copyright (C) 1991-2010 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions
-- and other software and tools, and its AMPP partner logic
-- functions, and any output files from any of the foregoing
-- (including device programming or simulation files), and any
-- associated documentation or information are expressly subject
-- to the terms and conditions of the Altera Program License
-- Subscription Agreement, Altera MegaCore Function License
-- Agreement, or other applicable license agreement, including,
-- without limitation, that your use is for the sole purpose of
-- programming logic devices manufactured by Altera and sold by
-- Altera or its authorized distributors. Please refer to the
-- applicable agreement for further details.
--
-- This is a Quartus II output file. It is for reporting purposes only, and is
-- not intended for use as a Quartus II input file. This file cannot be used
-- to make Quartus II pin assignments - for instructions on how to make pin
-- assignments, please see Quartus II help.
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-- NC : No Connect. This pin has no internal connection to the device.
-- DNU : Do Not Use. This pin MUST NOT be connected.
-- VCC : Dedicated power pin, which MUST be connected to VCC.
-- VCCIO : Dedicated power pin, which MUST be connected to VCC
-- of its bank.
-- GND : Dedicated ground pin. Dedicated GND pins MUST be connected to GND.
-- It can also be used to report unused dedicated pins. The connection
-- on the board for unused dedicated pins depends on whether this will
-- be used in a future design. One example is device migration. When
-- using device migration, refer to the device pin-tables. If it is a
-- GND pin in the pin table or if it will not be used in a future design
-- for another purpose the it MUST be connected to GND. If it is an unused
-- dedicated pin, then it can be connected to a valid signal on the board
-- (low, high, or toggling) if that signal is required for a different
-- revision of the design.
-- GND+ : Unused input pin. It can also be used to report unused dual-purpose pins.
-- This pin should be connected to GND. It may also be connected to a
-- valid signal on the board (low, high, or toggling) if that signal
-- is required for a different revision of the design.
-- GND* : Unused I/O pin. For transceiver I/O banks, connect each pin marked GND*
-- either individually through a 10k Ohm resistor to GND or tie all pins
-- together and connect through a single 10k Ohm resistor to GND.
-- For non-transceiver I/O banks, connect each pin marked GND* directly to GND
-- or leave it unconnected.
-- RESERVED : Unused I/O pin, which MUST be left unconnected.
-- RESERVED_INPUT : Pin is tri-stated and should be connected to the board.
-- RESERVED_INPUT_WITH_WEAK_PULLUP : Pin is tri-stated with internal weak pull-up resistor.
-- RESERVED_INPUT_WITH_BUS_HOLD : Pin is tri-stated with bus-hold circuitry.
-- RESERVED_OUTPUT_DRIVEN_HIGH : Pin is output driven high.
-- NON_MIGRATABLE: This pin cannot be migrated.
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
-- Pin directions (input, output or bidir) are based on device operating in user mode.
---------------------------------------------------------------------------------
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
CHIP "som_2_bits_af" ASSIGNED TO AN: EPM7032SLC44-5
Pin Name/Usage : Location : Dir. : I/O Standard : Voltage : I/O Bank : User Assignment
-------------------------------------------------------------------------------------------------------------
GND+ : 1 : : : : :
GND+ : 2 : : : : :
VCC : 3 : power : : : :
RESERVED : 4 : : : : :
s[1] : 5 : output : TTL : : : N
s[0] : 6 : output : TTL : : : N
TDI : 7 : input : TTL : : : N
cout : 8 : output : TTL : : : N
RESERVED : 9 : : : : :
GND : 10 : gnd : : : :
RESERVED : 11 : : : : :
RESERVED : 12 : : : : :
TMS : 13 : input : TTL : : : N
RESERVED : 14 : : : : :
VCC : 15 : power : : : :
RESERVED : 16 : : : : :
RESERVED : 17 : : : : :
cin : 18 : input : TTL : : : N
RESERVED : 19 : : : : :
b[0] : 20 : input : TTL : : : N
a[1] : 21 : input : TTL : : : N
GND : 22 : gnd : : : :
VCC : 23 : power : : : :
a[0] : 24 : input : TTL : : : N
b[1] : 25 : input : TTL : : : N
RESERVED : 26 : : : : :
RESERVED : 27 : : : : :
RESERVED : 28 : : : : :
RESERVED : 29 : : : : :
GND : 30 : gnd : : : :
RESERVED : 31 : : : : :
TCK : 32 : input : TTL : : : N
RESERVED : 33 : : : : :
RESERVED : 34 : : : : :
VCC : 35 : power : : : :
RESERVED : 36 : : : : :
RESERVED : 37 : : : : :
TDO : 38 : output : TTL : : : N
RESERVED : 39 : : : : :
RESERVED : 40 : : : : :
RESERVED : 41 : : : : :
GND : 42 : gnd : : : :
GND+ : 43 : : : : :
GND+ : 44 : : : : :