Skip to content
View LLLjun's full-sized avatar
🎯
Focusing
🎯
Focusing
8 followers · 14 following

Achievements

Achievement: Pull Shark

Achievements

Achievement: Pull Shark

Block or report LLLjun

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Lists (2)

Sort Name ascending (A-Z)
Sort by
Name ascending (A-Z) Name descending (Z-A) Newest Oldest Last updated

Stars

3 stars written in Verilog
Clear filter

pConst / basic_verilog

Must-have verilog systemverilog modules

Verilog 1,689 386 Updated Nov 7, 2024

Parimala6 / Floating-point-MAC-verilog

32 - bit floating point Multiplier Accumulator Unit (MAC)

Verilog 27 5 Updated Jan 12, 2021

SummerDay231 / SparseTC

Verilog 3 Updated Dec 19, 2023