Skip to content
View LouDnl's full-sized avatar
👑
USBSID-Pico v1.0 PCB ready!
👑
USBSID-Pico v1.0 PCB ready!

Block or report LouDnl

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

7 stars written in VHDL
Clear filter

Commodore C64 core for the Tang Nano 20K Primer 25K Mega 60k and Mega 138K Pro FPGA

VHDL 78 11 Updated Jan 14, 2025

📁 NEORV32 projects and exemplary setups for various FPGAs, boards and (open-source) toolchains.

VHDL 67 18 Updated Jan 13, 2025

vhdl direct usb full speed interface for de10_lite board

VHDL 7 1 Updated Dec 28, 2021

c64 demistified core

VHDL 5 7 Updated Jan 20, 2024

FPGA implementation of a Commodore 64

VHDL 4 Updated Oct 26, 2018

C64 PLA implementation in VHDL

VHDL 1 Updated Jun 25, 2013

An advanced FPGA-based ram expansion module for C64/C128

VHDL 1 Updated Aug 27, 2023