Skip to content
View NeoPinoKommt's full-sized avatar

Block or report NeoPinoKommt

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
7 stars written in VHDL
Clear filter

Component video modification for the C64 8-bit computer

VHDL 256 36 Updated Feb 27, 2024

Generating Airborne Ultrasonic Amplitude Patterns Using an Open Hardware Phased Array

VHDL 147 38 Updated May 24, 2024

FPGA implementations of BBC Micro Co Processors (65C02, Z80, 6809, 68000, x86, ARM2, PDP-11, 32016)

VHDL 74 17 Updated Feb 1, 2019

FPGA board to create a component video signal for vintage computers.

VHDL 63 15 Updated Feb 27, 2024
VHDL 20 1 Updated Jan 14, 2024

T65(b) 65xx compatible core. In an effort to merge and maintain bug fixes

VHDL 7 5 Updated Nov 13, 2022

This is a mirror. Please do not create pull requests here. Check the README for details.

VHDL 6 Updated Feb 7, 2021