forked from keirf/flashfloppy
-
Notifications
You must be signed in to change notification settings - Fork 0
/
floppy_generic.c
736 lines (631 loc) · 24.1 KB
/
floppy_generic.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
/*
* floppy_generic.c
*
* Generic floppy drive low-level support routines.
* Mainly dealing with IRQs, timers and DMA.
*
* Written & released by Keir Fraser <[email protected]>
*
* This is free and unencumbered software released into the public domain.
* See the file COPYING for more details, or visit <http://unlicense.org>.
*/
/* A DMA buffer for running a timer associated with a floppy-data I/O pin. */
struct dma_ring {
/* Current state of DMA (RDATA):
* DMA_inactive: No activity, buffer is empty.
* DMA_starting: Buffer is filling, DMA+timer not yet active.
* DMA_active: DMA is active, timer is operational.
* DMA_stopping: DMA+timer halted, buffer waiting to be cleared.
* Current state of DMA (WDATA):
* DMA_inactive: No activity, flux ring and bitcell buffer are empty.
* DMA_starting: Flux ring and bitcell buffer are filling.
* DMA_active: Writeback processing is active (to mass storage).
* DMA_stopping: Timer halted, buffers waiting to be cleared. */
#define DMA_inactive 0 /* -> {starting, active} */
#define DMA_starting 1 /* -> {active, stopping} */
#define DMA_active 2 /* -> {stopping} */
#define DMA_stopping 3 /* -> {inactive} */
volatile uint8_t state;
/* IRQ handler sets this if the read buffer runs dry. */
volatile uint8_t kick_dma_irq;
/* Indexes into the buf[] ring buffer. */
uint16_t cons;
union {
uint16_t prod; /* dma_rd: our producer index for flux samples */
uint16_t prev_sample; /* dma_wr: previous CCRx sample value */
};
/* DMA ring buffer of timer values (ARR or CCRx). */
uint16_t buf[1024];
};
/* DMA buffers are permanently allocated while a disk image is loaded, allowing
* independent and concurrent management of the RDATA/WDATA pins. */
static struct dma_ring *dma_rd; /* RDATA DMA buffer */
static struct dma_ring *dma_wr; /* WDATA DMA buffer */
/* Statically-allocated floppy drive state. Tracks head movements and
* side changes at all times, even when the drive is empty. */
static struct drive {
uint8_t cyl, head;
bool_t writing;
bool_t sel;
bool_t index_suppressed; /* disable IDX while writing to USB stick */
bool_t amiga_pin34;
uint8_t outp;
volatile bool_t inserted;
struct timer chgrst_timer;
struct {
struct timer timer;
bool_t on;
bool_t changed;
} motor;
struct {
#define STEP_started 1 /* started by hi-pri IRQ */
#define STEP_latched 2 /* latched by lo-pri IRQ */
#define STEP_active (STEP_started | STEP_latched)
#define STEP_settling 4 /* handled by step.timer */
uint8_t state;
bool_t inward;
time_t start;
struct timer timer;
} step;
uint32_t restart_pos;
struct image *image;
} drive;
static struct image *image;
static struct {
struct timer timer, timer_deassert;
time_t prev_time;
bool_t fake_fired;
} index;
static void rdata_stop(void);
static void wdata_start(void);
static void wdata_stop(void);
struct exti_irq {
uint8_t irq, pri;
uint16_t pr_mask; /* != 0: irq- and exti-pending flags are cleared */
};
#if defined(QUICKDISK)
#include "gotek/quickdisk.c"
#define dma_rd_set_active(x) ((void)(x))
#else
#include "gotek/floppy.c"
#endif
/* Initialise IRQs according to statically-defined exti_irqs[]. */
static void floppy_init_irqs(void)
{
const struct exti_irq *e;
unsigned int i;
/* Configure physical interface interrupts. */
for (i = 0, e = exti_irqs; i < ARRAY_SIZE(exti_irqs); i++, e++) {
IRQx_set_prio(e->irq, e->pri);
if (e->pr_mask != 0) {
/* Do not trigger an initial interrupt on this line. Clear EXTI_PR
* before IRQ-pending, otherwise IRQ-pending is immediately
* reasserted. */
exti->pr = e->pr_mask;
IRQx_clear_pending(e->irq);
} else {
/* Common case: we deliberately trigger the first interrupt to
* prime the ISR's state. */
IRQx_set_pending(e->irq);
}
}
/* Enable physical interface interrupts. */
for (i = 0, e = exti_irqs; i < ARRAY_SIZE(exti_irqs); i++, e++) {
IRQx_enable(e->irq);
}
}
/* Allocate and initialise a DMA ring. */
static struct dma_ring *dma_ring_alloc(void)
{
struct dma_ring *dma = arena_alloc(sizeof(*dma));
memset(dma, 0, offsetof(struct dma_ring, buf));
return dma;
}
/* Allocate floppy resources and mount the given image.
* On return: dma_rd, dma_wr, image and index are all valid. */
static void floppy_mount(struct slot *slot)
{
struct image *im;
struct dma_ring *_dma_rd, *_dma_wr;
struct drive *drv = &drive;
FSIZE_t fastseek_sz;
DWORD *cltbl;
FRESULT fr;
int max_ring_kb = (ram_kb >= 128) ? 64 : (ram_kb >= 64) ? 32 : 8;
do {
arena_init();
_dma_rd = dma_ring_alloc();
_dma_wr = dma_ring_alloc();
im = arena_alloc(sizeof(*im));
memset(im, 0, sizeof(*im));
/* Create a fast-seek cluster table for the image. */
#define MAX_FILE_FRAGS 511 /* up to a 4kB cluster table */
cltbl = arena_alloc(0);
*cltbl = (MAX_FILE_FRAGS + 1) * 2;
fatfs_from_slot(&im->fp, slot, FA_READ);
fastseek_sz = f_size(&im->fp);
if (fastseek_sz == 0) {
/* Empty or dummy file. */
cltbl = NULL;
} else {
im->fp.cltbl = cltbl;
fr = f_lseek(&im->fp, CREATE_LINKMAP);
printk("Fast Seek: %u frags\n", (*cltbl / 2) - 1);
if (fr == FR_OK) {
DWORD *_cltbl = arena_alloc(*cltbl * 4);
ASSERT(_cltbl == cltbl);
} else if (fr == FR_NOT_ENOUGH_CORE) {
printk("Fast Seek: FAILED\n");
cltbl = NULL;
} else {
F_die(fr);
}
}
/* ~0 avoids sync match within fewer than 32 bits of scan start. */
im->write_bc_window = ~0;
/* Large buffer to absorb write latencies at mass-storage layer. */
im->bufs.write_bc.len = max_ring_kb*1024; /* power of two */
im->bufs.write_bc.p = arena_alloc(im->bufs.write_bc.len);
/* Read BC buffer overlaps the second half of the write BC buffer. This
* is because:
* (a) The read BC buffer does not need to absorb such large latencies
* (reads are much more predictable than writes to mass storage).
* (b) By dedicating the first half of the write buffer to writes, we
* can safely start processing write flux while read-data is still
* processing (eg. in-flight mass storage io). At say 10kB of
* dedicated write buffer, this is good for >80ms before colliding
* with read buffers, even at HD data rate (1us/bitcell).
* This is more than enough time for read
* processing to complete. */
im->bufs.read_bc.len = im->bufs.write_bc.len / 2;
im->bufs.read_bc.p = (char *)im->bufs.write_bc.p
+ im->bufs.read_bc.len;
/* Any remaining space is used for staging I/O to mass storage, shared
* between read and write paths (Change of use of this memory space is
* fully serialised). */
im->bufs.write_data.len = arena_avail();
im->bufs.write_data.p = arena_alloc(im->bufs.write_data.len);
im->bufs.read_data = im->bufs.write_data;
/* Minimum allowable buffer space. */
ASSERT(im->bufs.read_data.len >= 10*1024);
/* Mount the image file. */
image_open(im, slot, cltbl);
if (!im->disk_handler->write_track || volume_readonly())
slot->attributes |= AM_RDO;
if (slot->attributes & AM_RDO) {
printk("Image is R/O\n");
} else {
image_extend(im);
}
} while (f_size(&im->fp) != fastseek_sz);
/* After image is extended at mount time, we permit no further changes
* to the file metadata. Clear the dirent info to ensure this. */
im->fp.dir_ptr = NULL;
im->fp.dir_sect = 0;
_dma_rd->state = DMA_stopping;
/* Make allocated state globally visible now. */
drv->image = image = im;
barrier(); /* image ptr /then/ dma rings */
dma_rd = _dma_rd;
dma_wr = _dma_wr;
drv->index_suppressed = FALSE;
index.prev_time = time_now();
}
/* Initialise timers and DMA for RDATA/WDATA. */
static void timer_dma_init(void)
{
/* Enable DMA interrupts. */
dma1->ifcr = DMA_IFCR_CGIF(dma_rdata_ch) | DMA_IFCR_CGIF(dma_wdata_ch);
IRQx_set_prio(dma_rdata_irq, RDATA_IRQ_PRI);
IRQx_set_prio(dma_wdata_irq, WDATA_IRQ_PRI);
IRQx_enable(dma_rdata_irq);
IRQx_enable(dma_wdata_irq);
/* RDATA Timer setup:
* The counter is incremented at SAMPLECLK rate.
*
* Ch.2 (RDATA) is in PWM mode 1. It outputs O_TRUE for 400ns and then
* O_FALSE until the counter reloads. By changing the ARR via DMA we alter
* the time between (fixed-width) O_TRUE pulses, mimicking floppy drive
* timings. */
tim_rdata->psc = (SYSCLK_MHZ/SAMPLECLK_MHZ) - 1;
tim_rdata->ccmr1 = (TIM_CCMR1_CC2S(TIM_CCS_OUTPUT) |
TIM_CCMR1_OC2M(TIM_OCM_PWM1));
tim_rdata->ccer = TIM_CCER_CC2E | ((O_TRUE==0) ? TIM_CCER_CC2P : 0);
tim_rdata->ccr2 = sampleclk_ns(400);
tim_rdata->dier = TIM_DIER_UDE;
tim_rdata->cr2 = 0;
/* DMA setup: From a circular buffer into the RDATA Timer's ARR. */
dma_rdata.cpar = (uint32_t)(unsigned long)&tim_rdata->arr;
dma_rdata.cmar = (uint32_t)(unsigned long)dma_rd->buf;
dma_rdata.cndtr = ARRAY_SIZE(dma_rd->buf);
dma_rdata.ccr = (DMA_CCR_PL_HIGH |
DMA_CCR_MSIZE_16BIT |
DMA_CCR_PSIZE_16BIT |
DMA_CCR_MINC |
DMA_CCR_CIRC |
DMA_CCR_DIR_M2P |
DMA_CCR_HTIE |
DMA_CCR_TCIE |
DMA_CCR_EN);
/* WDATA Timer setup:
* The counter runs from 0x0000-0xFFFF inclusive at SAMPLECLK rate.
*
* Ch.1 (WDATA) is in Input Capture mode, sampling on every clock and with
* no input prescaling or filtering. Samples are captured on the falling
* edge of the input (CCxP=1). DMA is used to copy the sample into a ring
* buffer for batch processing in the DMA-completion ISR. */
tim_wdata->psc = (SYSCLK_MHZ/SAMPLECLK_MHZ) - 1;
tim_wdata->arr = 0xffff;
tim_wdata->ccmr1 = TIM_CCMR1_CC1S(TIM_CCS_INPUT_TI1);
tim_wdata->dier = TIM_DIER_CC1DE;
tim_wdata->cr2 = 0;
/* DMA setup: From the WDATA Timer's CCRx into a circular buffer. */
dma_wdata.cpar = (uint32_t)(unsigned long)&tim_wdata->ccr1;
dma_wdata.cmar = (uint32_t)(unsigned long)dma_wr->buf;
dma_wdata.cndtr = ARRAY_SIZE(dma_wr->buf);
dma_wdata.ccr = (DMA_CCR_PL_HIGH |
DMA_CCR_MSIZE_16BIT |
DMA_CCR_PSIZE_16BIT |
DMA_CCR_MINC |
DMA_CCR_CIRC |
DMA_CCR_DIR_P2M |
DMA_CCR_HTIE |
DMA_CCR_TCIE |
DMA_CCR_EN);
}
static unsigned int drive_calc_track(struct drive *drv)
{
return drv->cyl*2 + (drv->head & (drv->image->nr_sides - 1));
}
/* Find current rotational position for read-stream restart. */
static void drive_set_restart_pos(struct drive *drv)
{
uint32_t pos = max_t(int32_t, 0, time_diff(index.prev_time, time_now()));
pos %= drv->image->stk_per_rev;
drv->restart_pos = pos;
drv->index_suppressed = TRUE;
}
/* Called from IRQ context to stop the write stream. */
static void wdata_stop(void)
{
struct write *write;
struct drive *drv = &drive;
uint8_t prev_state = dma_wr->state;
/* Already inactive? Nothing to do. */
if ((prev_state == DMA_inactive) || (prev_state == DMA_stopping))
return;
/* Ok we're now stopping DMA activity. */
dma_wr->state = DMA_stopping;
/* Turn off timer. */
tim_wdata->ccer = 0;
tim_wdata->cr1 = 0;
/* Drain out the DMA buffer. */
IRQx_set_pending(dma_wdata_irq);
switch (ff_cfg.write_drain) {
case WDRAIN_instant:
/* Restart read exactly where write ended. No more IDX pulses until
* write-out is complete. */
drive_set_restart_pos(drv);
break;
case WDRAIN_realtime:
/* Nothing to do. */
break;
case WDRAIN_eot:
/* Position so that an INDEX pulse is quickly triggered. */
drv->restart_pos = drv->image->stk_per_rev - stk_ms(20);
drv->index_suppressed = TRUE;
break;
}
/* Remember where this write's DMA stream ended. */
write = get_write(image, image->wr_prod);
write->dma_end = ARRAY_SIZE(dma_wr->buf) - dma_wdata.cndtr;
image->wr_prod++;
#if !defined(QUICKDISK)
if (!ff_cfg.index_suppression) {
/* Opportunistically insert an INDEX pulse ahead of writeback. */
drive_change_output(drv, outp_index, TRUE);
index.fake_fired = TRUE;
IRQx_set_pending(FLOPPY_SOFTIRQ);
/* Position read head so it quickly triggers an INDEX pulse. */
drv->restart_pos = drv->image->stk_per_rev - stk_ms(20);
drv->index_suppressed = TRUE;
}
#endif
}
static void wdata_start(void)
{
struct write *write;
uint32_t start_pos;
switch (dma_wr->state) {
case DMA_starting:
case DMA_active:
/* Already active: ignore WGATE glitch. */
printk("*** WGATE glitch\n");
return;
case DMA_stopping:
if ((image->wr_prod - image->wr_cons) >= ARRAY_SIZE(image->write)) {
/* The write pipeline is full. Complain to the log. */
printk("*** Missed write\n");
return;
}
break;
case DMA_inactive:
/* The write path is quiescent and ready to process this new write. */
break;
}
dma_wr->state = DMA_starting;
/* Start timer. */
tim_wdata->egr = TIM_EGR_UG;
tim_wdata->sr = 0; /* dummy write, gives h/w time to process EGR.UG=1 */
tim_wdata->ccer = TIM_CCER_CC1E | TIM_CCER_CC1P;
tim_wdata->cr1 = TIM_CR1_CEN;
/* Find rotational start position of the write, in SAMPLECLK ticks. */
start_pos = max_t(int32_t, 0, time_diff(index.prev_time, time_now()));
start_pos %= drive.image->stk_per_rev;
start_pos *= SAMPLECLK_MHZ / STK_MHZ;
write = get_write(image, image->wr_prod);
write->start = start_pos;
write->track = drive_calc_track(&drive);
/* Allow IDX pulses while handling a write. */
drive.index_suppressed = FALSE;
/* Exit head-settling state. Ungates INDEX signal. */
cmpxchg(&drive.step.state, STEP_settling, 0);
}
/* Called from IRQ context to stop the read stream. */
static void rdata_stop(void)
{
uint8_t prev_state = dma_rd->state;
/* Already inactive? Nothing to do. */
if (prev_state == DMA_inactive)
return;
/* Ok we're now stopping DMA activity. */
dma_rd->state = DMA_stopping;
dma_rd_set_active(FALSE);
/* If DMA was not yet active, don't need to touch peripherals. */
if (prev_state != DMA_active)
return;
/* Turn off the output pin */
gpio_configure_pin(gpio_data, pin_rdata, GPO_rdata);
/* Turn off timer. */
tim_rdata->cr1 = 0;
/* track-change = instant: Restart read stream where we left off. */
if ((ff_cfg.track_change == TRKCHG_instant)
&& !drive.index_suppressed
&& ff_cfg.index_suppression)
drive_set_restart_pos(&drive);
}
/* Called from user context to start the read stream. */
static void rdata_start(void)
{
IRQ_global_disable();
/* Did we race rdata_stop()? Then bail. */
if (dma_rd->state == DMA_stopping)
goto out;
dma_rd->state = DMA_active;
dma_rd_set_active(TRUE);
/* Start timer. */
tim_rdata->egr = TIM_EGR_UG;
tim_rdata->sr = 0; /* dummy write, gives h/w time to process EGR.UG=1 */
tim_rdata->cr1 = TIM_CR1_CEN;
/* Enable output. */
if (drive.sel)
gpio_configure_pin(gpio_data, pin_rdata, AFO_rdata);
/* Exit head-settling state. Ungates INDEX signal. */
cmpxchg(&drive.step.state, STEP_settling, 0);
out:
IRQ_global_enable();
}
static void floppy_read_data(struct drive *drv)
{
/* Read some track data if there is buffer space. */
if (image_read_track(drv->image) && dma_rd->kick_dma_irq) {
/* We buffered some more data and the DMA handler requested a kick. */
dma_rd->kick_dma_irq = FALSE;
IRQx_set_pending(dma_rdata_irq);
}
}
static bool_t dma_rd_handle(struct drive *drv);
static bool_t dma_wr_handle(struct drive *drv)
{
struct image *im = drv->image;
struct write *write = get_write(im, im->wr_cons);
bool_t completed;
ASSERT((dma_wr->state == DMA_starting) || (dma_wr->state == DMA_stopping));
/* Start a write. */
if (!drv->writing) {
/* Bail out of read mode. */
if (dma_rd->state != DMA_inactive) {
ASSERT(dma_rd->state == DMA_stopping);
if (dma_rd_handle(drv))
return TRUE;
ASSERT(dma_rd->state == DMA_inactive);
}
/* Set up the track for writing. */
if (image_setup_track(im, write->track, NULL))
return TRUE;
drv->writing = TRUE;
}
/* Continue a write. */
completed = image_write_track(im);
/* Is this write now completely processed? */
if (completed) {
/* Clear the staging buffer. */
im->bufs.write_data.cons = 0;
im->bufs.write_data.prod = 0;
/* Align the bitcell consumer index for start of next write. */
im->bufs.write_bc.cons = (write->bc_end + 31) & ~31;
/* Sync back to mass storage. */
F_sync(&im->fp);
IRQ_global_disable();
/* Consume the write from the pipeline buffer. */
im->wr_cons++;
/* If the buffer is empty then reset the write-bitcell ring and return
* to read operation. */
if ((im->wr_cons == im->wr_prod) && (dma_wr->state != DMA_starting)) {
im->bufs.write_bc.cons = im->bufs.write_bc.prod = 0;
dma_wr->state = DMA_inactive;
}
IRQ_global_enable();
/* This particular write is completed. */
drv->writing = FALSE;
}
return FALSE;
}
bool_t floppy_handle(void)
{
struct drive *drv = &drive;
return ((dma_wr->state == DMA_inactive)
? dma_rd_handle : dma_wr_handle)(drv);
}
static void IRQ_rdata_dma(void)
{
const uint16_t buf_mask = ARRAY_SIZE(dma_rd->buf) - 1;
uint32_t prev_ticks_since_index, ticks, i;
uint16_t nr_to_wrap, nr_to_cons, nr, dmacons, done;
time_t now;
struct drive *drv = &drive;
/* Clear DMA peripheral interrupts. */
dma1->ifcr = DMA_IFCR_CGIF(dma_rdata_ch);
/* If we happen to be called in the wrong state, just bail. */
if (dma_rd->state != DMA_active)
return;
/* Find out where the DMA engine's consumer index has got to. */
dmacons = ARRAY_SIZE(dma_rd->buf) - dma_rdata.cndtr;
/* Check for DMA catching up with the producer index (underrun). */
if (((dmacons < dma_rd->cons)
? (dma_rd->prod >= dma_rd->cons) || (dma_rd->prod < dmacons)
: (dma_rd->prod >= dma_rd->cons) && (dma_rd->prod < dmacons))
&& (dmacons != dma_rd->cons))
printk("RDATA underrun! %x-%x-%x\n",
dma_rd->cons, dma_rd->prod, dmacons);
dma_rd->cons = dmacons;
/* Find largest contiguous stretch of ring buffer we can fill. */
nr_to_wrap = ARRAY_SIZE(dma_rd->buf) - dma_rd->prod;
nr_to_cons = (dmacons - dma_rd->prod - 1) & buf_mask;
nr = min(nr_to_wrap, nr_to_cons);
if (nr == 0) /* Buffer already full? Then bail. */
return;
/* Now attempt to fill the contiguous stretch with flux data calculated
* from buffered image data. */
prev_ticks_since_index = image_ticks_since_index(drv->image);
dma_rd->prod += done = image_rdata_flux(
drv->image, &dma_rd->buf[dma_rd->prod], nr);
dma_rd->prod &= buf_mask;
if (done != nr) {
/* Read buffer ran dry: kick us when more data is available. */
dma_rd->kick_dma_irq = TRUE;
} else if (nr != nr_to_cons) {
/* We didn't fill the ring: re-enter this ISR to do more work. */
IRQx_set_pending(dma_rdata_irq);
}
/* Check if we have crossed the index mark. If not, we're done. */
if (image_ticks_since_index(drv->image) >= prev_ticks_since_index)
return;
/* We crossed the index mark: Synchronise index pulse to the bitstream. */
for (;;) {
/* Snapshot current position in flux stream, including progress through
* current timer sample. */
now = time_now();
/* Ticks left in current sample. */
ticks = tim_rdata->arr - tim_rdata->cnt;
/* Index of next sample. */
dmacons = ARRAY_SIZE(dma_rd->buf) - dma_rdata.cndtr;
/* If another sample was loaded meanwhile, try again for a consistent
* snapshot. */
if (dmacons == dma_rd->cons)
break;
dma_rd->cons = dmacons;
}
/* Sum all flux timings in the DMA buffer. */
for (i = dmacons; i != dma_rd->prod; i = (i+1) & buf_mask)
ticks += dma_rd->buf[i] + 1;
/* Subtract current flux offset beyond the index. */
ticks -= image_ticks_since_index(drv->image);
/* Calculate deadline for index timer. */
ticks /= SAMPLECLK_MHZ/TIME_MHZ;
timer_set(&index.timer, now + ticks);
}
static void IRQ_wdata_dma(void)
{
const uint16_t buf_mask = ARRAY_SIZE(dma_rd->buf) - 1;
uint16_t cons, prod, prev, curr, next;
uint16_t cell = image->write_bc_ticks, window;
uint32_t bc_dat = 0, bc_prod;
uint32_t *bc_buf = image->bufs.write_bc.p;
unsigned int sync = image->sync;
unsigned int bc_bufmask = (image->bufs.write_bc.len / 4) - 1;
struct write *write = NULL;
window = cell + (cell >> 1);
/* Clear DMA peripheral interrupts. */
dma1->ifcr = DMA_IFCR_CGIF(dma_wdata_ch);
/* If we happen to be called in the wrong state, just bail. */
if (dma_wr->state == DMA_inactive)
return;
/* Find out where the DMA engine's producer index has got to. */
prod = ARRAY_SIZE(dma_wr->buf) - dma_wdata.cndtr;
/* Check if we are processing the tail end of a write. */
barrier(); /* interrogate peripheral /then/ check for write-end. */
if (image->wr_bc != image->wr_prod) {
write = get_write(image, image->wr_bc);
prod = write->dma_end;
}
/* Process the flux timings into the raw bitcell buffer. */
prev = dma_wr->prev_sample;
bc_prod = image->bufs.write_bc.prod;
bc_dat = image->write_bc_window;
for (cons = dma_wr->cons; cons != prod; cons = (cons+1) & buf_mask) {
next = dma_wr->buf[cons];
curr = next - prev;
prev = next;
while (curr > window) {
curr -= cell;
bc_dat <<= 1;
bc_prod++;
if (!(bc_prod&31))
bc_buf[((bc_prod-1) / 32) & bc_bufmask] = htobe32(bc_dat);
}
bc_dat = (bc_dat << 1) | 1;
bc_prod++;
switch (sync) {
case SYNC_fm:
/* FM clock sync clock byte is 0xc7. Check for:
* 1010 1010 1010 1010 1x1x 0x0x 0x1x 1x1x */
if ((bc_dat & 0xffffd555) == 0x55555015)
bc_prod = (bc_prod - 31) | 31;
break;
case SYNC_mfm:
if (bc_dat == 0x44894489)
bc_prod &= ~31;
break;
}
if (!(bc_prod&31))
bc_buf[((bc_prod-1) / 32) & bc_bufmask] = htobe32(bc_dat);
}
if (bc_prod & 31)
bc_buf[(bc_prod / 32) & bc_bufmask] = htobe32(bc_dat << (-bc_prod&31));
/* Processing the tail end of a write? */
if (write != NULL) {
/* Remember where this write's bitcell data ends. */
write->bc_end = bc_prod;
if (++image->wr_bc != image->wr_prod)
IRQx_set_pending(dma_wdata_irq);
/* Initialise decoder state for the start of the next write. */
bc_prod = (bc_prod + 31) & ~31;
bc_dat = ~0;
prev = 0;
}
/* Save our progress for next time. */
image->write_bc_window = bc_dat;
image->bufs.write_bc.prod = bc_prod;
dma_wr->cons = cons;
dma_wr->prev_sample = prev;
}
/*
* Local variables:
* mode: C
* c-file-style: "Linux"
* c-basic-offset: 4
* tab-width: 4
* indent-tabs-mode: nil
* End:
*/