QianpengLi577
Follow
Lists (32)
accelerate
1 repository
arxiv
1 repository
awesome projects
12 repositories
benchmark
1 repository
biological model
3 repositories
chip
6 repositories
chisel
2 repositories
cpu-arm
2 repositories
dvs
3 repositories
eeg and so on
5 repositories
energy cost
1 repository
english
5 repositories
event vision resource
1 repository
eventdriven
1 repository
gpt
1 repository
gpt-paper
2 repositories
✨ Inspiration
lava
2 repositories
neuron model
2 repositories
paper
2 repositories
python-verilog
4 repositories
resnet related
5 repositories
router
8 repositories
snn hadrware simulator
5 repositories
snn_tools
8 repositories
snn training
3 repositories
sparse snn direct training
2 repositories
spiking-yolo
1 repository
stdp
3 repositories
transformer
9 repositories
voice
5 repositories
机场
1 repository
Stars
4
stars
written in SystemVerilog
Clear filter
A minimal GPU design in Verilog to learn how GPUs work from the ground up
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator