@@ -732,6 +732,14 @@ Defs = [SREG] in
732
732
// This operation is identical to a `Rd AND Rd`.
733
733
def : InstAlias<"tst\t$rd", (ANDRdRr GPR8:$rd, GPR8:$rd)>;
734
734
735
+ // SBR Rd, K
736
+ //
737
+ // Mnemonic alias to 'ORI Rd, K'. Same bit pattern, same operands,
738
+ // same everything.
739
+ def : InstAlias<"sbr\t$rd, $k",
740
+ (ORIRdK LD8:$rd, imm_ldi8:$k),
741
+ /* Disable display, so we don't override ORI */ 0>;
742
+
735
743
//===----------------------------------------------------------------------===//
736
744
// Jump instructions
737
745
//===----------------------------------------------------------------------===//
@@ -1730,15 +1738,6 @@ def BLD : FRdB<0b00,
1730
1738
let Constraints = "$src = $rd",
1731
1739
Defs = [SREG] in
1732
1740
{
1733
- // SBR Rd, K
1734
- // Alias for ORI Rd, K
1735
- def SBRRdK : FRdK<0b0110,
1736
- (outs LD8:$rd),
1737
- (ins LD8:$src, imm_ldi8:$k),
1738
- "sbr\t$rd, $k",
1739
- [(set i8:$rd, (or i8:$src, imm:$k)),
1740
- (implicit SREG)]>;
1741
-
1742
1741
// CBR Rd, K
1743
1742
// Alias for `ANDI Rd, COM(K)` where COM(K) is the complement of K.
1744
1743
// FIXME: This uses the 'complement' encoder. We need it to also use the
0 commit comments