forked from rs2k/BLHeli
-
Notifications
You must be signed in to change notification settings - Fork 0
/
Copy pathMultistar_20A.inc
428 lines (391 loc) · 9.73 KB
/
Multistar_20A.inc
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
;**** **** **** **** ****
;
; BLHeli program for controlling brushless motors in helicopters and multirotors
;
; Copyright 2011, 2012 Steffen Skaug
; This program is distributed under the terms of the GNU General Public License
;
; This file is part of BLHeli.
;
; BLHeli is free software: you can redistribute it and/or modify
; it under the terms of the GNU General Public License as published by
; the Free Software Foundation, either version 3 of the License, or
; (at your option) any later version.
;
; BLHeli is distributed in the hope that it will be useful,
; but WITHOUT ANY WARRANTY; without even the implied warranty of
; MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
; GNU General Public License for more details.
;
; You should have received a copy of the GNU General Public License
; along with BLHeli. If not, see <http://www.gnu.org/licenses/>.
;
;**** **** **** **** ****
;
; Multistar 20A hardware definition file
;
; Notes: None
;
;**** **** **** **** ****
;*********************
; Device Atmega8A
;*********************
.INCLUDE "m8Adef.inc"
;**** **** **** **** ****
; Fuses must be set to external oscillator = 16Mhz
;**** **** **** **** ****
;**** **** **** **** ****
; Constant definitions
;**** **** **** **** ****
.ESEG ; EEprom segment
.ORG 0x40
Eep_ESC_Layout: .DB "#MStar_20A# " ; ESC layout tag
.ORG 0x50
Eep_ESC_MCU: .DB "#BLHELI#Am8A# " ; Project and MCU tag (16 Bytes)
.EQU HIGH_BEC_VOLTAGE = 0 ; Set to 1 or more if high BEC voltage is supported
.EQU DAMPED_MODE_ENABLE = 0 ; Set to 1 if fully damped mode is supported
.EQU NFETON_DELAY = 30 ; Wait delay from pfets off to nfets on
.EQU PFETON_DELAY = 9 ; Wait delay from nfets off to pfets on
.EQU ADC_LIMIT_L = 109 ; 4.7k/47k divider. Power supply measurement ADC value for which motor power is limited (low byte)
.EQU ADC_LIMIT_H = 0 ; 4.7k/47k divider. Power supply measurement ADC value for which motor power is limited (2 MSBs)
.EQU TEMP_LIMIT = 0 ; No sensor. Temperature measurement ADC value for which main motor power is limited
.EQU TEMP_LIMIT_STEP = 0 ; No sensor. Temperature measurement ADC value increment for which main motor power is further limited
;**** **** **** **** ****
; ESC specific defaults
;**** **** **** **** ****
.EQU DEFAULT_PGM_MAIN_SPOOLUP_TIME = 10 ; Main motor spoolup time
.EQU DEFAULT_PGM_MAIN_STARTUP_PWR = 10 ; 1=0.031 2=0.047 3=0.063 4=0.094 5=0.125 6=0.188 7=0.25 8=0.38 9=0.50 10=0.75 11=1.00 12=1.25 13=1.50
.EQU DEFAULT_PGM_TAIL_STARTUP_PWR = 10 ; 1=0.031 2=0.047 3=0.063 4=0.094 5=0.125 6=0.188 7=0.25 8=0.38 9=0.50 10=0.75 11=1.00 12=1.25 13=1.50
.EQU DEFAULT_PGM_MULTI_STARTUP_PWR = 10 ; 1=0.031 2=0.047 3=0.063 4=0.094 5=0.125 6=0.188 7=0.25 8=0.38 9=0.50 10=0.75 11=1.00 12=1.25 13=1.50
;*********************
; PORT D definitions *
;*********************
.EQU BpFET = 7 ;o
;.EQU = 6 ;i
.EQU CpFET = 5 ;o
.EQU ApFET = 4 ;o
.EQU CnFET = 3 ;o
.EQU Rcp_In = 2 ;i
.EQU AnFET = 1 ;o
.EQU BnFET = 0 ;o
.equ INIT_PD = 0x00
.equ DIR_PD = (1<<AnFET)+(1<<BnFET)+(1<<CnFET)+(1<<ApFET)+(1<<BpFET)+(1<<CpFET)
.MACRO Get_Rcp_Capture_Values
in @0, TCNT1L
in @1, TCNT1H
.ENDMACRO
.MACRO Read_Rcp_Int
in @0, PIND
sbrs Flags3, PGM_RCP_PWM_POL ; Is pwm polarity positive?
com @0 ; Yes - invert
.ENDMACRO
.MACRO Get_Rcp_Int_Enable_State
in @0, GICR ; Get int0 enable state (giving 0 is off, anything else is on)
andi @0, (1<<INT0)
.ENDMACRO
.MACRO Rcp_Int_Enable
ldi @0, (1<<INT0) ; Enable int0
out GICR, @0
.ENDMACRO
.MACRO Rcp_Int_Disable
ldi @0, 0 ; Disable int0
out GICR, @0
.ENDMACRO
.MACRO Rcp_Int_First
sbrc Flags3, PGM_RCP_PWM_POL ; Is pwm polarity negative?
ldi @0, (1<<ISC01)+(1<<ISC00); Yes - set next int0 to rising
sbrs Flags3, PGM_RCP_PWM_POL ; Is pwm polarity positive?
ldi @0, (1<<ISC01) ; Yes - set next int0 to falling
out MCUCR, @0
.ENDMACRO
.MACRO Rcp_Int_Second
sbrc Flags3, PGM_RCP_PWM_POL ; Is pwm polarity negative?
ldi @0, (1<<ISC01) ; Yes - set next int0 to falling
sbrs Flags3, PGM_RCP_PWM_POL ; Is pwm polarity positive?
ldi @0, (1<<ISC01)+(1<<ISC00); Yes - set next int0 to rising
out MCUCR, @0
.ENDMACRO
.MACRO Rcp_Clear_Int_Flag
clr @0
sbr @0, (1<<INTF0) ; Clear ext0int flag
out GIFR, @0
.ENDMACRO
.MACRO T0_Int_Disable
in @0, TIMSK ; Disable timer0 interrupts
cbr @0, (1<<TOIE0)
out TIMSK, @0
.ENDMACRO
.MACRO T0_Int_Enable
in @0, TIMSK ; Enable timer0 interrupts
sbr @0, (1<<TOIE0)
out TIMSK, @0
.ENDMACRO
.MACRO T1oca_Clear_Int_Flag
ldi @0, (1<<OCF1A) ; Clear oc1a flag
out TIFR, @0
.ENDMACRO
.MACRO T1oca_Int_Disable
in @0, TIMSK ; Disable oc1a interrupts
cbr @0, (1<<OCIE1A)
out TIMSK, @0
.ENDMACRO
.MACRO T1oca_Int_Enable
in @0, TIMSK ; Enable oc1a interrupts
sbr @0, (1<<OCIE1A)
out TIMSK, @0
.ENDMACRO
.MACRO T2_Clear_Int_Flag
clr @0
sbr @0, (1<<TOV2) ; Clear tov2 flag
out TIFR, @0
.ENDMACRO
;*********************
; PORT C definitions *
;*********************
.EQU Volt_Ip = 7 ; i
;.EQU = 6 ; i
;.EQU = 5 ; i
.EQU Mux_C = 4 ; i
.EQU Mux_B = 3 ; i
.EQU Mux_A = 2 ; i
;.EQU = 1 ; i
;.EQU = 0 ; i
.equ INIT_PC = 0x00
.equ DIR_PC = 0x00
.MACRO AnFET_on
sbi PORTD, AnFET
.ENDMACRO
.MACRO AnFET_off
cbi PORTD, AnFET
.ENDMACRO
.MACRO BnFET_on
sbi PORTD, BnFET
.ENDMACRO
.MACRO BnFET_off
cbi PORTD, BnFET
.ENDMACRO
.MACRO CnFET_on
sbi PORTD, CnFET
.ENDMACRO
.MACRO CnFET_off
cbi PORTD, CnFET
.ENDMACRO
.MACRO All_nFETs_Off
cbi PORTD, AnFET
cbi PORTD, BnFET
cbi PORTD, CnFET
.ENDMACRO
.MACRO ApFET_on
sbi PORTD, ApFET
.ENDMACRO
.MACRO ApFET_off
cbi PORTD, ApFET
.ENDMACRO
.MACRO BpFET_on
sbi PORTD, BpFET
.ENDMACRO
.MACRO BpFET_off
cbi PORTD, BpFET
.ENDMACRO
.MACRO CpFET_on
sbi PORTD, CpFET
.ENDMACRO
.MACRO CpFET_off
cbi PORTD, CpFET
.ENDMACRO
.MACRO All_pFETs_On
sbi PORTD, ApFET
sbi PORTD, BpFET
sbi PORTD, CpFET
.ENDMACRO
.MACRO All_pFETs_Off
cbi PORTD, ApFET
cbi PORTD, BpFET
cbi PORTD, CpFET
.ENDMACRO
.MACRO Damping_FET_On
lds @0, DampingFET
sbrc @0, 0
sbi PORTD, ApFET
sbrc @0, 1
sbi PORTD, BpFET
sbrc @0, 2
sbi PORTD, CpFET
.ENDM
.MACRO Comp_Init
in @0, SFIOR ; Toggle Analog Comparator Multiplexer Enable
cbr @0, (1<<ACME)
out SFIOR, @0
Read_Comp_Out @0
in @0, SFIOR
sbr @0, (1<<ACME)
out SFIOR, @0
.ENDMACRO
.MACRO Set_Comp_Phase_A
ldi @0, Mux_A ; Set comparator multiplexer to phase A
sbr @0, (1<<REFS1)
sbr @0, (1<<REFS0)
out ADMUX, @0
.ENDMACRO
.MACRO Set_Comp_Phase_B
ldi @0, Mux_B ; Set comparator multiplexer to phase B
sbr @0, (1<<REFS1)
sbr @0, (1<<REFS0)
out ADMUX, @0
.ENDMACRO
.MACRO Set_Comp_Phase_C
ldi @0, Mux_C ; Set comparator multiplexer to phase C
sbr @0, (1<<REFS1)
sbr @0, (1<<REFS0)
out ADMUX, @0
.ENDMACRO
.MACRO Read_Comp_Out
in @0, ACSR ; Read comparator output
.ENDMACRO
;*********************
; PORT B definitions *
;*********************
;.EQU = 7 ; i
;.EQU = 6 ; i
;.EQU = 5 ; i
.EQU DebugPin = 4 ; o
;.EQU = 3 ; i
;.EQU = 2 ; i
;.EQU = 1 ; i
;.EQU = 0 ; i
.EQU INIT_PB = 0x00
.EQU DIR_PB = (1<<DebugPin)
;**********************
; MCU specific macros *
;**********************
.MACRO Interrupt_Table_Definition
rjmp reset
rjmp rcp_int ; ext_int0
nop ; ext_int1
nop ; t2oc_int
rjmp t2_int ; t2ovfl_int
nop ; icp1_int
rjmp t1oca_int ; t1oca_int
nop ; t1ocb_int
nop ; t1ovfl_int
rjmp t0_int ; t0ovfl_int
nop ; spi_int
nop ; urxc
nop ; udre
nop ; utxc
; nop ; adc_int
; nop ; eep_int
; nop ; aci_int
; nop ; wire2_int
; nop ; spmc_int
.ENDMACRO
.MACRO Disable_Watchdog
cli ; Disable interrupts
wdr ; Reset watchdog timer
in @0, WDTCR ; Write logical one to WDCE and WDE
ori @0, (1<<WDCE)|(1<<WDE)
out WDTCR, @0
ldi @0, (0<<WDE) ; Turn off WDT
out WDTCR, @0
.ENDMACRO
.MACRO Enable_Watchdog
ldi @0, (1<<WDE) ; Turn on WDT
out WDTCR, @0
.ENDMACRO
.MACRO Initialize_MCU
.ENDMACRO
.MACRO Initialize_Interrupts
ldi @0, (1<<TOIE0)+(1<<OCIE1A)+(1<<TOIE2)
out TIFR, @0 ; Clear interrupts
out TIMSK, @0 ; Enable interrupts
.ENDMACRO
.MACRO Initialize_Adc
ldi @0, Volt_Ip
sbr @0, (1<<REFS1)
sbr @0, (1<<REFS0)
out ADMUX, @0 ; Set ADMUX register
in @0, ADCSRA ; Set ADCSRA register (1MHz clock)
sbr @0, (1<<ADPS2)
sbr @0, (1<<ADEN) ; Enable ADC
out ADCSRA, @0
.ENDMACRO
.MACRO Set_Adc_Ip_Volt
cbr Flags1, (1<<ADC_READ_TEMP)
.ENDMACRO
.MACRO Set_Adc_Ip_Temp
sbr Flags1, (1<<ADC_READ_TEMP)
.ENDMACRO
.MACRO Start_Adc
sbrs Flags1, ADC_READ_TEMP
ldi @0, Volt_Ip
sbrc Flags1, ADC_READ_TEMP
ldi @0, Volt_Ip ; No temp sensor
sbr @0, (1<<REFS1)
sbr @0, (1<<REFS0)
out ADMUX, @0 ; Set ADMUX register (2.56V reference, selected input)
in @0, ADCSRA
sbr @0, (1<<ADEN) ; Enable ADC
sbr @0, (1<<ADSC) ; Start ADC conversion
out ADCSRA, @0
.ENDMACRO
.MACRO Get_Adc_Status
in @0, ADCSRA
.ENDMACRO
.MACRO Read_Adc_Result
in @0, ADCL
in @1, ADCH
.ENDMACRO
.MACRO Stop_Adc
in @0, ADCSRA
cbr @0, (1<<ADEN) ; Disable ADC
out ADCSRA, @0
.ENDMACRO
.MACRO Set_Timer0_CS0
out TCCR0, @0
.ENDMACRO
.MACRO Set_Timer1_CS1
out TCCR1B, @0
.ENDMACRO
.MACRO Set_Timer2_CS2
out TCCR2, @0
.ENDMACRO
.MACRO Read_TCNT1L
in @0, TCNT1L
.ENDMACRO
.MACRO Read_TCNT1H
in @0, TCNT1H
.ENDMACRO
.MACRO Set_OCR1AL
out OCR1AL, @0
.ENDMACRO
.MACRO Set_OCR1AH
out OCR1AH, @0
.ENDMACRO
.MACRO Read_TCNT2
in @0, TCNT2
.ENDMACRO
.MACRO Set_TCNT2
out TCNT2, @0
.ENDMACRO
.MACRO Check_Eeprom_Ready
sbic EECR, EEWE
.ENDMACRO
.MACRO Set_Eeprom_Address
out EEARL, @0
out EEARH, @1
.ENDMACRO
.MACRO Start_Eeprom_Write
sbi EECR, EEMWE
sbi EECR, EEWE
.ENDMACRO
.MACRO Prepare_Lock_Or_Fuse_Read
ldi @0, ((1<<BLBSET)+(1<<SPMEN))
out SPMCR, @0
.ENDMACRO
.MACRO xcall
rcall @0
.ENDMACRO
.MACRO Set_RPM_Out
.ENDMACRO
.MACRO Clear_RPM_Out
.ENDMACRO