Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

ask for add ZXi ports #3

Open
LMN128 opened this issue May 18, 2024 · 0 comments
Open

ask for add ZXi ports #3

LMN128 opened this issue May 18, 2024 · 0 comments

Comments

@LMN128
Copy link

LMN128 commented May 18, 2024

Could you add access by ZXi ports too, please. Some SW use it. It comes better compatibility. Thanks a lot.
Info here: https://sinclair.wiki.zxnet.co.uk/wiki/ZXI_standard

tech spec:

ZX Spectrum SID on ZXi ports

h6C3B – select SID Control Register
h6D3B – read/write selected SID Control Register

Registers:
h00 to h1C - original SID registers

h1F - optional - select SID parameters
	bit 0 - SID type:  0-6581; 1-8580
	bit 1 - Frequency: 0-PAL;  1-NTSC (985248Hz for PAL C64, 1022730Hz for NTSC C64)
	bits 2-7 - always 0;
	note eLeMeNt ZX and MB03+ use FPGA implementation of SID that can switch type with related filters.
	
h20 - optional - select more SIDs (up to 256 SIDs) - useful for more than one SID
	       - in case of only one SID, is not needed to use it.		

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant