Skip to content
View ValentinDebon's full-sized avatar
🇫🇷
🇫🇷
5 followers · 12 following
  • France

Achievements

Achievement: Arctic Code Vault ContributorAchievement: Pull Sharkx2

Achievements

Achievement: Arctic Code Vault ContributorAchievement: Pull Sharkx2

Organizations

@HeylelOS

Block or report ValentinDebon

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

3 stars written in Verilog
Clear filter

darklife / darkriscv

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,185 293 Updated Jan 20, 2025

olofk / serv

SERV - The SErial RISC-V CPU

Verilog 1,469 194 Updated Dec 18, 2024

ultraembedded / biriscv

32-bit Superscalar RISC-V CPU

Verilog 919 154 Updated Sep 18, 2021