Skip to content
View ajs124's full-sized avatar
🍞
🍞

Organizations

@NixOS

Block or report ajs124

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
6 results for source starred repositories written in Verilog
Clear filter

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,168 293 Updated Jan 8, 2025

Repository for basic (and not so basic) Verilog blocks with high re-use potential

Verilog 559 139 Updated Mar 15, 2018

An open source SPI flash emulator and monitor

Verilog 353 41 Updated Jul 17, 2020

in FPGA

Verilog 16 1 Updated May 20, 2015

FPGA clone of the game Super Hexagon

Verilog 12 4 Updated May 12, 2015

A place to store the code for FPGA tutorial projects I have written for the Parallella [http://parallellagram.org]

Verilog 11 5 Updated Oct 19, 2014