-
Notifications
You must be signed in to change notification settings - Fork 33
/
main.c
1695 lines (1558 loc) · 67.1 KB
/
main.c
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
#include <stdio.h>
#include <stdlib.h>
#include <string.h>
#include <ctype.h>
#include <conio.h>
#include <stdbool.h>
#include <dos.h>
#include <stdarg.h>
#include <dpmi/dbgutil.h>
#include <sbemucfg.h>
#include <pic.h>
#include <opl3emu.h>
#include <vdma.h>
#include <virq.h>
#include <sbemu.h>
#include <untrapio.h>
#include "qemm.h"
#include "hdpmipt.h"
#include "serial.h"
#include "irqguard.h"
#include <au_cards/au_cards.h>
#include <au_cards/pcibios.h>
static const char *
PROGNAME = "SBEMU";
#ifndef MAIN_SBEMU_VER
#define MAIN_SBEMU_VER "1.0 beta3"
#endif
#define MAIN_TRAP_PMPIC_ONDEMAND 0 //now we need a Virtual PIC to hide some IRQ for protected mode games (doom especially)
#define MAIN_TRAP_RMPIC_ONDEMAND 1 //don't hide IRQ for rm, as some driver(i.e.usbuhci) will use it
#define MAIN_INSTALL_RM_ISR 1 //not needed. but to workaround some rm games' problem. need RAW_HOOk in dpmi_dj2.c - disble for more tests.
#define MAIN_DOUBLE_OPL_VOLUME 1 //hack: double the amplitude of OPL PCM. should be 1 or 0
#define MAIN_ISR_CHAINED 0 //auto calls next handler AFTER current handler exits - cause more mode switches, disable for more tests.
#define MAIN_TSR_INT 0x2D //AMIS multiplex. TODO: 0x2F?
#define MAIN_TSR_INTSTART_ID 0x01 //start id
static mpxplay_audioout_info_s aui = {0};
static mpxplay_audioout_info_s fm_aui = {0};
static mpxplay_audioout_info_s mpu401_aui = {0};
#define MAIN_PCM_SAMPLESIZE 16384
static int16_t MAIN_OPLPCM[MAIN_PCM_SAMPLESIZE];
static int16_t MAIN_PCM[MAIN_PCM_SAMPLESIZE];
static int16_t MAIN_PCMResample[MAIN_PCM_SAMPLESIZE];
static int MAIN_LastSBRate = 0;
static int16_t MAIN_LastResample[SBEMU_CHANNELS];
static DPMI_ISR_HANDLE MAIN_IntHandlePM;
static DPMI_ISR_HANDLE MAIN_IntHandleRM;
static DPMI_REG MAIN_RMIntREG;
static INTCONTEXT MAIN_IntContext;
static uint32_t MAIN_DMA_Addr = 0;
static uint32_t MAIN_DMA_Size = 0;
static uint32_t MAIN_DMA_MappedAddr = 0;
static uint8_t MAIN_QEMM_Present = 0;
static uint8_t MAIN_HDPMI_Present = 0;
static uint8_t MAIN_InINT;
#define MAIN_ININT_PM 0x01
#define MAIN_ININT_RM 0x02
SBEMU_EXTFUNS MAIN_SbemuExtFun;
static void MAIN_Interrupt();
static void MAIN_InterruptPM();
static void MAIN_InterruptRM();
static DPMI_ISR_HANDLE MAIN_TSRIntHandle;
static DPMI_REG MAIN_TSRREG;
static uint32_t MAIN_TSR_INT_FNO = MAIN_TSR_INTSTART_ID;
static uint32_t MAIN_ISR_DOSID;
static const char MAIN_ISR_DOSID_String[] = "Crazii SBEMU Sound Blaster emulation on AC97"; //8:8:asciiz
static void MAIN_TSR_InstallationCheck();
static void MAIN_TSR_Interrupt();
#define HW_FM_HANDLER(n) do {\
if (fm_aui.fm) { \
if (out) { \
if (fm_aui.card_handler->card_fm_write) { \
fm_aui.card_handler->card_fm_write(&fm_aui, n, (uint8_t)(val & 0xff)); \
return val; \
} \
} else { \
if (fm_aui.card_handler->card_fm_read) \
return fm_aui.card_handler->card_fm_read(&fm_aui, n); \
} \
} \
return 0; \
} while (0)
static uint32_t MAIN_OPL3_388(uint32_t port, uint32_t val, uint32_t out)
{
return out ? OPL3EMU_PrimaryWriteIndex(val) : OPL3EMU_PrimaryRead(val);
}
static uint32_t MAIN_OPL3_389(uint32_t port, uint32_t val, uint32_t out)
{
return out ? OPL3EMU_PrimaryWriteData(val) : OPL3EMU_PrimaryRead(val);
}
static uint32_t MAIN_OPL3_38A(uint32_t port, uint32_t val, uint32_t out)
{
return out ? OPL3EMU_SecondaryWriteIndex(val) : OPL3EMU_SecondaryRead(val);
}
static uint32_t MAIN_OPL3_38B(uint32_t port, uint32_t val, uint32_t out)
{
return out ? OPL3EMU_SecondaryWriteData(val) : OPL3EMU_SecondaryRead(val);
}
static uint32_t MAIN_HW_OPL3_388(uint32_t port, uint32_t val, uint32_t out)
{
HW_FM_HANDLER(0);
}
static uint32_t MAIN_HW_OPL3_389(uint32_t port, uint32_t val, uint32_t out)
{
HW_FM_HANDLER(1);
}
static uint32_t MAIN_HW_OPL3_38A(uint32_t port, uint32_t val, uint32_t out)
{
HW_FM_HANDLER(2);
}
static uint32_t MAIN_HW_OPL3_38B(uint32_t port, uint32_t val, uint32_t out)
{
HW_FM_HANDLER(3);
}
static uint32_t MAIN_DMA(uint32_t port, uint32_t val, uint32_t out)
{
return out ? (VDMA_Write(port, val), val) : (val &=~0xFF, val |= VDMA_Read(port));
}
static uint32_t MAIN_IRQ(uint32_t port, uint32_t val, uint32_t out)
{
return out ? (VIRQ_Write(port, val), val) : (val &=~0xFF, val |= VIRQ_Read(port));
}
static uint32_t MAIN_SB_MixerAddr(uint32_t port, uint32_t val, uint32_t out)
{
return out ? (SBEMU_Mixer_WriteAddr(port, val), val) : val;
}
static uint32_t MAIN_SB_MixerData(uint32_t port, uint32_t val, uint32_t out)
{
return out ? (SBEMU_Mixer_Write(port, val), val) : (val &=~0xFF, val |= SBEMU_Mixer_Read(port));
}
static uint32_t MAIN_SB_DSP_Reset(uint32_t port, uint32_t val, uint32_t out)
{
return out ? (SBEMU_DSP_Reset(port, val), val) : val;
}
static uint32_t MAIN_SB_DSP_Read(uint32_t port, uint32_t val, uint32_t out)
{
return out ? val : (val &=~0xFF, val |= SBEMU_DSP_Read(port));
}
static uint32_t MAIN_SB_DSP_Write(uint32_t port, uint32_t val, uint32_t out)
{
return out ? (SBEMU_DSP_Write(port, val), val) : SBEMU_DSP_WriteStatus(port);
}
static uint32_t MAIN_SB_DSP_ReadStatus(uint32_t port, uint32_t val, uint32_t out)
{
return out ? val : (val &=~0xFF, val |= SBEMU_DSP_ReadStatus(port));
}
static uint32_t MAIN_SB_DSP_ReadINT16BitACK(uint32_t port, uint32_t val, uint32_t out)
{
return out ? val : (val &=~0xFF, val |= SBEMU_DSP_INT16ACK(port));
}
int mpu_state = 0;
#define MPU_DEBUG 1
#if MPU_DEBUG
static int mpu_debug = 0;
static int mpu_dbg_ctr = 0;
#endif
static uint32_t MAIN_MPU_330(uint32_t port, uint32_t val, uint32_t out)
{
#if MPU_DEBUG
if (mpu_debug) {
if (out) {
if (mpu_debug >= 2) {
mpu_dbg_ctr++;
char c = ' ';
if (mpu_dbg_ctr == 26) {
c = '\n';
mpu_dbg_ctr = 0;
}
DBG_Logi("%02x%c", val, c);
}
} else {
DBG_Logi("r%x\n", mpu_state);
}
}
#endif
if (out) {
if (mpu401_aui.mpu401 && mpu401_aui.card_handler->card_mpu401_write)
mpu401_aui.card_handler->card_mpu401_write(&mpu401_aui, 0, (uint8_t)(val & 0xff));
ser_putbyte((int)(val & 0xff));
return 0;
} else {
uint8_t val, hwval, hwval_valid = 0;
if (mpu401_aui.mpu401 && mpu401_aui.card_handler->card_mpu401_read) {
hwval = mpu401_aui.card_handler->card_mpu401_read(&mpu401_aui, 0);
if (!mpu401_aui.mpu401_softread)
hwval_valid = 1;
}
if (mpu_state == 1) {
mpu_state = 0;
val = 0xfe;
} else if (mpu_state == 2) {
mpu_state = 4;
val = 0xfe;
} else {
val = 0;
}
if (hwval_valid)
return hwval;
else
return val;
}
}
static uint32_t MAIN_MPU_331(uint32_t port, uint32_t val, uint32_t out)
{
#if MPU_DEBUG
if (mpu_debug) {
if (out) {
DBG_Logi("s%x\n", val);
} else {
if (mpu_dbg_ctr < 10 && mpu_state <= 2) {
DBG_Logi("sr%x\n", mpu_state);
mpu_dbg_ctr++;
}
}
}
#endif
if (out) {
if (mpu401_aui.mpu401 && mpu401_aui.card_handler->card_mpu401_write)
mpu401_aui.card_handler->card_mpu401_write(&mpu401_aui, 1, (uint8_t)(val & 0xff));
if (val == 0xff) { // Reset
#if MPU_DEBUG
mpu_dbg_ctr = 0;
#endif
mpu_state = 1;
} else if (val == 0x3f) { // UART mode
#if MPU_DEBUG
mpu_dbg_ctr = 0;
#endif
mpu_state = 2;
}
return 0;
}
if (mpu401_aui.mpu401 && mpu401_aui.card_handler->card_mpu401_read) {
uint8_t hwval = mpu401_aui.card_handler->card_mpu401_read(&mpu401_aui, 1);
if (!mpu401_aui.mpu401_softread)
return hwval;
}
if ((mpu_state & 3) == 0) {
return 0x80;
} else {
return 0;
}
}
static QEMM_IODT MAIN_MPUIODT[2] =
{
0x330, &MAIN_MPU_330,
0x331, &MAIN_MPU_331
};
static QEMM_IODT MAIN_OPL3IODT[4] =
{
0x388, &MAIN_OPL3_388,
0x389, &MAIN_OPL3_389,
0x38A, &MAIN_OPL3_38A,
0x38B, &MAIN_OPL3_38B
};
static QEMM_IODT MAIN_HW_OPL3IODT[4] =
{
0x388, &MAIN_HW_OPL3_388,
0x389, &MAIN_HW_OPL3_389,
0x38A, &MAIN_HW_OPL3_38A,
0x38B, &MAIN_HW_OPL3_38B
};
static QEMM_IODT MAIN_VDMA_IODT[40] =
{
0x00, &MAIN_DMA,
0x01, &MAIN_DMA,
0x02, &MAIN_DMA,
0x03, &MAIN_DMA,
0x04, &MAIN_DMA,
0x05, &MAIN_DMA,
0x06, &MAIN_DMA,
0x07, &MAIN_DMA,
0x08, &MAIN_DMA,
0x09, &MAIN_DMA,
0x0A, &MAIN_DMA,
0x0B, &MAIN_DMA,
0x0C, &MAIN_DMA,
0x0D, &MAIN_DMA,
0x0E, &MAIN_DMA,
0x0F, &MAIN_DMA,
0x81, &MAIN_DMA,
0x82, &MAIN_DMA,
0x83, &MAIN_DMA,
0x87, &MAIN_DMA,
0xC0, &MAIN_DMA,
0xC2, &MAIN_DMA,
0xC4, &MAIN_DMA,
0xC6, &MAIN_DMA,
0xC8, &MAIN_DMA,
0xCA, &MAIN_DMA,
0xCC, &MAIN_DMA,
0xCE, &MAIN_DMA,
0xD0, &MAIN_DMA,
0xD2, &MAIN_DMA,
0xD4, &MAIN_DMA,
0xD6, &MAIN_DMA,
0xD8, &MAIN_DMA,
0xDA, &MAIN_DMA,
0xDC, &MAIN_DMA,
0xDE, &MAIN_DMA,
0x89, &MAIN_DMA,
0x8A, &MAIN_DMA,
0x8B, &MAIN_DMA,
0x8F, &MAIN_DMA,
};
static QEMM_IODT MAIN_VIRQ_IODT[4] =
{
0x20, &MAIN_IRQ,
0x21, &MAIN_IRQ,
0xA0, &MAIN_IRQ,
0xA1, &MAIN_IRQ,
};
static QEMM_IODT MAIN_SB_IODT[13] =
{ //MAIN_Options[OPT_ADDR].value will be added at runtime
0x00, &MAIN_OPL3_388,
0x01, &MAIN_OPL3_389,
0x02, &MAIN_OPL3_38A,
0x03, &MAIN_OPL3_38B,
0x04, &MAIN_SB_MixerAddr,
0x05, &MAIN_SB_MixerData,
0x06, &MAIN_SB_DSP_Reset,
0x08, &MAIN_OPL3_388,
0x09, &MAIN_OPL3_389,
0x0A, &MAIN_SB_DSP_Read,
0x0C, &MAIN_SB_DSP_Write,
0x0E, &MAIN_SB_DSP_ReadStatus,
0x0F, &MAIN_SB_DSP_ReadINT16BitACK,
};
QEMM_IOPT OPL3IOPT;
QEMM_IOPT OPL3IOPT_PM;
QEMM_IOPT MPUIOPT;
QEMM_IOPT MPUIOPT_PM;
QEMM_IOPT MAIN_VDMA_IOPT;
QEMM_IOPT MAIN_VIRQ_IOPT;
QEMM_IOPT MAIN_SB_IOPT;
QEMM_IOPT MAIN_VDMA_IOPT_PM1;
QEMM_IOPT MAIN_VDMA_IOPT_PM2;
QEMM_IOPT MAIN_VDMA_IOPT_PM3;
QEMM_IOPT MAIN_VHDMA_IOPT_PM1;
QEMM_IOPT MAIN_VHDMA_IOPT_PM2;
QEMM_IOPT MAIN_VHDMA_IOPT_PM3;
QEMM_IOPT MAIN_VIRQ_IOPT_PM1;
QEMM_IOPT MAIN_VIRQ_IOPT_PM2;
QEMM_IOPT MAIN_SB_IOPT_PM;
#define MAIN_SETCMD_SET 0x01 //set in command line
#define MAIN_SETCMD_HIDDEN 0x02 //hidden flag on report
#define MAIN_SETCMD_BASE10 0x04 //use decimal value (default hex)
struct MAIN_OPT
{
const char* option;
const char* desc;
int value;
int setcmd; //set by command line
}MAIN_Options[] =
{
"/?", "Show this help screen", FALSE, 0,
"/DBG", "Debug output (0=console, 1=COM1, 2=COM2, 3=COM3, 4=COM4, otherwise base address)", 0, 0,
"/A", "IO address (220 or 240) [*]", 0x220, 0,
"/I", "IRQ number (5 or 7 or 9) [*]", 7, 0,
"/D", "8-bit DMA channel (0, 1 or 3) [*]", 1, 0,
"/T", "SB Type (1, 2 or 3=SB; 4 or 5=SBPro; 6=SB16) [*]", 5, 0,
"/H", "16-bit (\"high\") DMA channel (5, 6 or 7) [*]", 5, 0,
"/OPL", "Enable OPL3 emulation", TRUE, 0,
"/PM", "Enable protected mode support (requires HDPMI32I)", TRUE, 0,
"/RM", "Enable real mode support (requires QEMM or JEMM+QPIEMU)", TRUE, 0,
"/O", "Select output. 0: headphone, 1: speaker (Intel HDA) or S/PDIF (Xonar DG)", 1, 0,
"/VOL", "Set master volume (0-9)", 7, 0,
"/K", "Internal sample rate (default 22050)", 22050, MAIN_SETCMD_BASE10,
"/FIXTC", "Fix time constant to match 11/22/44 kHz sample rate", FALSE, 0,
"/SCL", "List installed sound cards", 0, MAIN_SETCMD_HIDDEN,
"/SCFM", "Select FM(OPL) sound card index in list (/SCL)", 0, MAIN_SETCMD_HIDDEN|MAIN_SETCMD_BASE10,
"/SCMPU", "Select MPU-401 sound card index in list (/SCL)", 0, MAIN_SETCMD_HIDDEN|MAIN_SETCMD_BASE10,
"/SC", "Select sound card index in list (/SCL)", 0, MAIN_SETCMD_HIDDEN|MAIN_SETCMD_BASE10,
"/R", "Reset sound card driver", 0, MAIN_SETCMD_HIDDEN,
"/P", "UART mode MPU-401 IO address (default 330) [*]", 0x330, 0,
"/MCOM", "UART mode MPU-401 COM port (1=COM1, 2=COM2, 3=COM3, 4=COM4, 9:HW MPU only, otherwise base address)", 9, 0,
"/COML", "List installed COM ports", 0, MAIN_SETCMD_HIDDEN,
#if MPU_DEBUG
"/MDBG", "Enable MPU-401 debugging (0 to disable, 1 or 2 to enable)", 0, 0,
#endif
NULL, NULL, 0,
};
enum EOption
{
OPT_Help,
OPT_DEBUG_OUTPUT,
OPT_ADDR,
OPT_IRQ,
OPT_DMA,
OPT_TYPE,
OPT_HDMA,
OPT_OPL,
OPT_PM,
OPT_RM,
OPT_OUTPUT,
OPT_VOL,
OPT_RATE,
OPT_FIX_TC,
OPT_SCLIST,
OPT_SCFM,
OPT_SCMPU,
OPT_SC,
OPT_RESET,
OPT_MPUADDR,
OPT_MPUCOMPORT,
OPT_COMPORTLIST,
#if MPU_DEBUG
OPT_MDBG,
#endif
OPT_COUNT,
};
//T1~T6 maps
static const char* MAIN_SBTypeString[] =
{
"0",
"1.0/1.5",
"Pro (old)",
"2.0",
"Pro",
"Pro",
"16",
};
static int MAIN_SB_DSPVersion[] =
{
0,
0x0100,
0x0300,
0x0202,
0x0302,
0x0302,
0x0400,
};
static void MAIN_InvokeIRQ(uint8_t irq) //generate virtual IRQ
{
#if MAIN_TRAP_RMPIC_ONDEMAND
if(MAIN_Options[OPT_RM].value) QEMM_Install_IOPortTrap(MAIN_VIRQ_IODT, countof(MAIN_VIRQ_IODT), &MAIN_VIRQ_IOPT);
#endif
#if MAIN_TRAP_PMPIC_ONDEMAND
if(MAIN_Options[OPT_PM].value)
{
HDPMIPT_Install_IOPortTrap(0x20, 0x21, MAIN_VIRQ_IODT, 2, &MAIN_VIRQ_IOPT_PM1);
HDPMIPT_Install_IOPortTrap(0xA0, 0xA1, MAIN_VIRQ_IODT+2, 2, &MAIN_VIRQ_IOPT_PM2);
}
#endif
HDPMIPT_DisableIRQRouting(irq); //disable routing
IRQGUARD_Enable();
VIRQ_Invoke(irq, &MAIN_IntContext.regs, MAIN_IntContext.EFLAGS&CPU_VMFLAG);
IRQGUARD_Disable();
HDPMIPT_EnableIRQRouting(irq); //restore routing
#if MAIN_TRAP_RMPIC_ONDEMAND
if(MAIN_Options[OPT_RM].value) QEMM_Uninstall_IOPortTrap(&MAIN_VIRQ_IOPT);
#endif
#if MAIN_TRAP_PMPIC_ONDEMAND
if(MAIN_Options[OPT_PM].value)
{
HDPMIPT_Uninstall_IOPortTrap(&MAIN_VIRQ_IOPT_PM1);
HDPMIPT_Uninstall_IOPortTrap(&MAIN_VIRQ_IOPT_PM2);
}
#endif
}
static void MAIN_SetBlasterEnv(struct MAIN_OPT* opt) //alter BLASTER env.
{
char buf[256];
if(opt[OPT_TYPE].value != 6)
sprintf(buf, "A%x I%x D%x P%x", opt[OPT_ADDR].value, opt[OPT_IRQ].value, opt[OPT_DMA].value, opt[OPT_MPUADDR].value);
else
sprintf(buf, "A%x I%x D%x T%x H%x P%x", opt[OPT_ADDR].value, opt[OPT_IRQ].value, opt[OPT_DMA].value, opt[OPT_TYPE].value, opt[OPT_HDMA].value, opt[OPT_MPUADDR].value);
#ifdef DJGPP //makes vscode happy
setenv("BLASTER", buf, TRUE);
#endif
}
static void MAIN_CPrintf(int color, const char* fmt, ...)
{
char buf[2048]; //limit for cprintf (DJGPP): 2048
va_list aptr;
va_start(aptr, fmt);
int n = vsnprintf(buf, sizeof(buf), fmt, aptr);
va_end(aptr);
int crlf = strcmp(buf+n-2,"\r\n") == 0 || strcmp(buf+n-2,"\n\r") == 0;
int lf = !crlf && buf[n-1] == '\n';
buf[n-2] = crlf ? '\0' : buf[n-2];
buf[n-1] = lf ? '\0' : buf[n-1];
textcolor(color);
cprintf("%s", buf); //more safe with a fmt string, incase buf contains any fmt.
textcolor(LIGHTGRAY);
if(crlf || lf) cprintf("\r\n");
}
static void
MAIN_Print_Enabled_Newline(bool enabled)
{
MAIN_CPrintf(enabled ? LIGHTGREEN : LIGHTRED, "%s", enabled ? "enabled" : "disabled");
cprintf(".\r\n");
}
static int
update_serial_debug_output()
{
bool enabled = (MAIN_Options[OPT_DEBUG_OUTPUT].value != 0);
if (!enabled) {
_LOG("Serial port debugging disabled.\n");
}
#if MPU_DEBUG
int err = ser_setup(MAIN_Options[OPT_MDBG].value ? SBEMU_SERIAL_TYPE_FASTDBG : SBEMU_SERIAL_TYPE_DBG, MAIN_Options[OPT_DEBUG_OUTPUT].value);
#else
int err = ser_setup(SBEMU_SERIAL_TYPE_DBG, MAIN_Options[OPT_DEBUG_OUTPUT].value);
#endif
if (enabled) {
_LOG("Serial port debugging enabled.\n");
}
return err;
}
static int
update_serial_mpu_output()
{
bool enabled = (MAIN_Options[OPT_MPUCOMPORT].value != 0);
if (!enabled) {
_LOG("MPU-401 serial output disabled.\n");
}
int err = ser_setup(SBEMU_SERIAL_TYPE_MIDI, MAIN_Options[OPT_MPUCOMPORT].value);
if (enabled) {
_LOG("MPU-401 serial output enabled.\n");
}
return err;
}
static BOOL OPLRMInstalled, OPLPMInstalled, MPURMInstalled, MPUPMInstalled;
static HDPMIPT_IRQRoutedHandle OldRoutedHandle = HDPMIPT_IRQRoutedHandle_Default;
static HDPMIPT_IRQRoutedHandle OldRoutedHandle5 = HDPMIPT_IRQRoutedHandle_Default;
static HDPMIPT_IRQRoutedHandle OldRoutedHandle7 = HDPMIPT_IRQRoutedHandle_Default;
static HDPMIPT_IRQRoutedHandle OldRoutedHandle9 = HDPMIPT_IRQRoutedHandle_Default;
static void MAIN_Cleanup()
{
if(OldRoutedHandle.valid)
HDPMIPT_InstallIRQRoutedHandlerH(aui.card_irq, &OldRoutedHandle);
//must be after OldRoutedHandle in case aui.card_irq is 5/7/9
//because OldRoutedHandle is inited after those three
//need to restore in reversed order.
if(OldRoutedHandle5.valid)
HDPMIPT_InstallIRQRoutedHandlerH(5, &OldRoutedHandle5);
if(OldRoutedHandle7.valid)
HDPMIPT_InstallIRQRoutedHandlerH(7, &OldRoutedHandle7);
if(OldRoutedHandle9.valid)
HDPMIPT_InstallIRQRoutedHandlerH(9, &OldRoutedHandle9);
AU_stop(&aui);
AU_close(&aui, &fm_aui, &mpu401_aui);
if(OPLRMInstalled)
QEMM_Uninstall_IOPortTrap(&OPL3IOPT);
if(OPLPMInstalled)
HDPMIPT_Uninstall_IOPortTrap(&OPL3IOPT_PM);
if(MPURMInstalled)
QEMM_Uninstall_IOPortTrap(&MPUIOPT);
if(MPUPMInstalled)
HDPMIPT_Uninstall_IOPortTrap(&MPUIOPT_PM);
IRQGUARD_Uninstall();
}
int main(int argc, char* argv[])
{
MAIN_CPrintf(CYAN, "\r\n%s ", PROGNAME);
MAIN_CPrintf(LIGHTCYAN, "%s ", MAIN_SBEMU_VER);
MAIN_CPrintf(LIGHTGRAY,"(");
MAIN_CPrintf(WHITE, "https://github.com/crazii/SBEMU");
MAIN_CPrintf(LIGHTGRAY, ")\r\n");
MAIN_CPrintf(WHITE, "Sound Blaster emulation on PCI sound cards for DOS.\r\n");
MAIN_CPrintf(LIGHTGRAY, "Based on MPXPlay (drivers) and DOSBox (OPL-3 emulation).\r\n");
printf("\n");
if((argc == 2 && stricmp(argv[1],"/?") == 0))
{
printf("Usage:\n");
int i = 0;
while(MAIN_Options[i].option)
{
printf(" %-7s: %s", MAIN_Options[i].option, MAIN_Options[i].desc);
if (i != 0) {
if(MAIN_Options[i].setcmd&MAIN_SETCMD_BASE10)
printf(", default: %d.\n", MAIN_Options[i].value);
else
printf(", default: %x.\n", MAIN_Options[i].value);
} else {
printf(".\n");
}
++i;
}
printf("\n");
printf(" [*] Values will default to the BLASTER variable if not specified.\n");
return 0;
}
//parse BLASTER env first.
{
char* blaster = getenv("BLASTER");
if(blaster != NULL)
{
char c;
while((c=toupper(*(blaster++))))
{
if(c == 'I')
MAIN_Options[OPT_IRQ].value = *(blaster++) - '0';
else if(c == 'D')
MAIN_Options[OPT_DMA].value = *(blaster++) - '0';
else if(c == 'A')
MAIN_Options[OPT_ADDR].value = strtol(blaster, &blaster, 16);
else if(c == 'P')
MAIN_Options[OPT_MPUADDR].value = strtol(blaster, &blaster, 16);
else if(c =='T')
MAIN_Options[OPT_TYPE].value = *(blaster++) - '0';
else if(c =='H')
MAIN_Options[OPT_HDMA].value = *(blaster++) - '0';
}
}
}
for(int i = 1; i < argc; ++i)
{
for(int j = 0; j < OPT_COUNT; ++j)
{
int len = strlen(MAIN_Options[j].option);
if(memicmp(argv[i], MAIN_Options[j].option, len) == 0)
{
int arglen = strlen(argv[i]);
int base = (MAIN_Options[j].setcmd&MAIN_SETCMD_BASE10) ? 10 : 16;
MAIN_Options[j].value = arglen == len ? 1 : strtol(&argv[i][len], NULL, base);
MAIN_Options[j].setcmd |= MAIN_SETCMD_SET;
break;
}
}
}
#if MPU_DEBUG
mpu_debug = MAIN_Options[OPT_MDBG].value;
#endif
if (MAIN_Options[OPT_DEBUG_OUTPUT].value) {
if (update_serial_debug_output()) {
return 1;
}
}
if (MAIN_Options[OPT_COMPORTLIST].value) {
ser_print_com_ports();
return 0;
}
if (MAIN_Options[OPT_MPUCOMPORT].value) {
if (update_serial_mpu_output()) {
return 1;
}
}
if(MAIN_Options[OPT_ADDR].value != 0x220 && MAIN_Options[OPT_ADDR].value != 0x240)
{
MAIN_CPrintf(RED, "Error: Invalid IO port address: %x.\n", MAIN_Options[OPT_ADDR].value);
return 1;
}
if(MAIN_Options[OPT_IRQ].value != 0x5 && MAIN_Options[OPT_IRQ].value != 0x7 && MAIN_Options[OPT_IRQ].value != 0x9)
{
MAIN_CPrintf(RED, "Error: invalid IRQ: %d.\n", MAIN_Options[OPT_IRQ].value);
return 1;
}
if(MAIN_Options[OPT_DMA].value != 0x0 && MAIN_Options[OPT_DMA].value != 0x1 && MAIN_Options[OPT_DMA].value != 0x3)
{
MAIN_CPrintf(RED, "Error: invalid DMA channel.\n");
return 1;
}
if(MAIN_Options[OPT_TYPE].value <= 0 || MAIN_Options[OPT_TYPE].value > 6)
{
MAIN_CPrintf(RED, "Error: invalid SB Type.\n");
return 1;
}
if(MAIN_Options[OPT_OUTPUT].value != 0 && MAIN_Options[OPT_OUTPUT].value != 1)
{
MAIN_CPrintf(RED, "Error: Invalid Output.\n");
return 1;
}
if(MAIN_Options[OPT_VOL].value < 0 || MAIN_Options[OPT_VOL].value > 9)
{
MAIN_CPrintf(RED, "Error: Invalid Volume.\n");
return 1;
}
if(MAIN_Options[OPT_RATE].value < 4000 || MAIN_Options[OPT_RATE].value > 192000)
{
MAIN_CPrintf(RED, "Error: Invalid Sample rate.\n");
return 1;
}
if(MAIN_Options[OPT_HDMA].value < 5 && MAIN_Options[OPT_HDMA].value != MAIN_Options[OPT_DMA].value) //16 bit transfer through 8 bit dma
{
printf("Warning: HDMA using 8 bit channel: H=%d, "
"using 5/6/7 is recommended.\n"
"set both DMA & HDMA to %d to resolve conflicts\n", MAIN_Options[OPT_HDMA].value, MAIN_Options[OPT_DMA].value);
MAIN_Options[OPT_HDMA].value = MAIN_Options[OPT_DMA].value; //only one low DMA channel allowed, use same channel for hdma & low dma.
}
DPMI_Init();
MAIN_QEMM_Present = TRUE;
if(MAIN_Options[OPT_RM].value)
{
MAIN_Options[OPT_RM].value = TRUE; //set to known value for compare
int qemm_version = QEMM_GetVersion();
int qemm_major = qemm_version >> 8;
int qemm_minor = qemm_version & 0xFF;
_LOG("QEMM version: %x.%02x\n", qemm_major, qemm_minor);
if (qemm_version < 0x0703) {
if (qemm_major == 0) {
printf("QEMM or QPIEMU not installed, disabling real mode support.\n");
} else {
printf("QEMM or QPIEMU version below 7.03: %d.%02d, disabling real mode support.\n", qemm_major, qemm_minor);
}
MAIN_Options[OPT_RM].value = FALSE;
MAIN_QEMM_Present = FALSE;
}
}
MAIN_HDPMI_Present = FALSE;
if(MAIN_Options[OPT_PM].value)
{
MAIN_Options[OPT_PM].value = TRUE; //set to known value for compare
BOOL hasHDPMI = HDPMIPT_Detect(); //another DPMI host used other than HDPMI
if(!hasHDPMI)
printf("HDPMI not installed, disabling protected mode support.\n");
MAIN_Options[OPT_PM].value = hasHDPMI;
MAIN_HDPMI_Present = hasHDPMI;
}
MAIN_Options[OPT_OPL].value = (MAIN_Options[OPT_OPL].value) ? TRUE : FALSE;
//TSR installation check: update parameter & exit if already installed
MAIN_TSR_InstallationCheck();
MAIN_SetBlasterEnv(MAIN_Options);
BOOL enablePM = MAIN_Options[OPT_PM].value;
BOOL enableRM = MAIN_Options[OPT_RM].value;
if(!enablePM && !enableRM)
{
MAIN_CPrintf(RED, "Both real mode & protected mode support are disabled, exiting.\r\n");
return 1;
}
if(MAIN_Options[OPT_SCLIST].value)
aui.card_controlbits |= AUINFOS_CARDCNTRLBIT_TESTCARD; //note: this bit will make aui.card_handler == NULL and quit.
if(MAIN_Options[OPT_SCFM].value)
aui.card_select_index_fm = MAIN_Options[OPT_SCFM].value;
if(MAIN_Options[OPT_SCMPU].value)
aui.card_select_index_mpu401 = MAIN_Options[OPT_SCMPU].value;
if(MAIN_Options[OPT_SC].value)
aui.card_select_index = MAIN_Options[OPT_SC].value;
aui.card_select_config = MAIN_Options[OPT_OUTPUT].value;
AU_init(&aui, &fm_aui, &mpu401_aui);
if(!aui.card_handler)
return 1;
atexit(&MAIN_Cleanup);
if(aui.card_irq > 15) //UEFI with CSM may have APIC enabled (16-31) - but we need read APIC, not implemented for now.
{
printf("Invalid Sound card IRQ: ");
MAIN_CPrintf(RED, "%d", aui.card_irq);
printf(", Trying to assign a valid IRQ...\n");
aui.card_irq = pcibios_AssignIRQ(aui.card_pci_dev);
if(aui.card_irq == 0xFF)
{
MAIN_CPrintf(RED, "Failed to assign a valid IRQ for sound card, abort.\n");
return 1;
}
printf("Sound card IRQ assigned: ");
MAIN_CPrintf(LIGHTGREEN, "%d", aui.card_irq);
printf(".\n");
}
if(aui.card_irq == MAIN_Options[OPT_IRQ].value)
{
printf("Sound card IRQ %d conflict with options /i%d, abort.\n", aui.card_irq, aui.card_irq);
printf("Please try use /i5 or /i7 switch, or disable some onboard devices in the BIOS settings to release IRQs.\n");
return 1;
}
pcibios_enable_interrupt(aui.card_pci_dev);
printf("Real mode support: ");
MAIN_Print_Enabled_Newline(enableRM);
printf("Protected mode support: ");
MAIN_Print_Enabled_Newline(enablePM);
if(enablePM) //prefer PM IO since there's no mode switch and thus more faster. previously QEMM IO was used to avoid bugs/crashes.
{
UntrappedIO_OUT_Handler = &HDPMIPT_UntrappedIO_Write;
UntrappedIO_IN_Handler = &HDPMIPT_UntrappedIO_Read;
}
else
{
UntrappedIO_OUT_Handler = &QEMM_UntrappedIO_Write;
UntrappedIO_IN_Handler = &QEMM_UntrappedIO_Read;
}
if(MAIN_Options[OPT_OPL].value)
{
if (!(fm_aui.fm && fm_aui.fm_port == 0x388)) {
QEMM_IODT *iodt = fm_aui.fm ? MAIN_HW_OPL3IODT : MAIN_OPL3IODT;
if(enableRM && !(OPLRMInstalled=QEMM_Install_IOPortTrap(iodt, 4, &OPL3IOPT)))
{
MAIN_CPrintf(RED, "Error: Failed installing IO port trap for QEMM.\n");
return 1;
}
if(enablePM && !(OPLPMInstalled=HDPMIPT_Install_IOPortTrap(0x388, 0x38B, iodt, 4, &OPL3IOPT_PM)))
{
MAIN_CPrintf(RED, "Error: Failed installing IO port trap for HDPMI.\n");
return 1;
}
} else {
printf("Not installing IO port trap. Using hardware OPL3 at port 388.\n");
}
char *emutype = fm_aui.fm ? "hardware" : "emulation";
char hwdesc[64];
hwdesc[0] = '\0';
if (fm_aui.fm)
sprintf(hwdesc, "(%d:%s)", fm_aui.card_test_index, fm_aui.card_handler->shortname);
printf("OPL3 %s%s at port 388: ", emutype, hwdesc);
MAIN_Print_Enabled_Newline(true);
}
if(MAIN_Options[OPT_MPUADDR].value && MAIN_Options[OPT_MPUCOMPORT].value)
{
for(int i = 0; i < countof(MAIN_MPUIODT); ++i) MAIN_MPUIODT[i].port = MAIN_Options[OPT_MPUADDR].value+i;
if(enableRM && !(MPURMInstalled=QEMM_Install_IOPortTrap(MAIN_MPUIODT, 2, &MPUIOPT)))
{
MAIN_CPrintf(RED, "Error: Failed installing MPU-401 IO port trap for QEMM.\n");
return 1;
}
if(enablePM && !(MPUPMInstalled=HDPMIPT_Install_IOPortTrap(MAIN_Options[OPT_MPUADDR].value, MAIN_Options[OPT_MPUADDR].value+1, MAIN_MPUIODT, 2, &MPUIOPT_PM)))
{
MAIN_CPrintf(RED, "Error: Failed installing MPU-401 IO port trap for HDPMI.\n");
return 1;
}
char *emutype = mpu401_aui.mpu401 ? "hardware" : "emulation";
char hwdesc[64];
hwdesc[0] = '\0';
if (mpu401_aui.mpu401)
sprintf(hwdesc, "(%d:%s)", mpu401_aui.card_test_index, mpu401_aui.card_handler->shortname);
printf("MPU-401 UART %s%s at address %x: ",
emutype, hwdesc, MAIN_Options[OPT_MPUADDR].value);
MAIN_Print_Enabled_Newline(true);
}
VIRQ_Init();
MAIN_SbemuExtFun.StartPlayback = NULL; //not used
MAIN_SbemuExtFun.RaiseIRQ = NULL;
MAIN_SbemuExtFun.DMA_Size = &VDMA_GetCounter;
MAIN_SbemuExtFun.DMA_Write = &VDMA_WriteData;
SBEMU_Init(
MAIN_Options[OPT_IRQ].value,
MAIN_Options[OPT_DMA].value,
MAIN_Options[OPT_HDMA].value,
MAIN_SB_DSPVersion[MAIN_Options[OPT_TYPE].value],
MAIN_Options[OPT_FIX_TC].value,
&MAIN_SbemuExtFun);
VDMA_Virtualize(MAIN_Options[OPT_DMA].value, TRUE);
VDMA_Virtualize(MAIN_Options[OPT_HDMA].value, TRUE);
for(int i = 0; i < countof(MAIN_SB_IODT); ++i)
MAIN_SB_IODT[i].port += MAIN_Options[OPT_ADDR].value;
QEMM_IODT* SB_Iodt = MAIN_Options[OPT_OPL].value ? MAIN_SB_IODT : MAIN_SB_IODT+4;
int SB_IodtCount = MAIN_Options[OPT_OPL].value ? countof(MAIN_SB_IODT) : countof(MAIN_SB_IODT)-4;
{
char hwdesc[64];
hwdesc[0] = '\0';
if (aui.pcm)
sprintf(hwdesc, "(%d:%s)", aui.card_test_index, aui.card_handler->shortname);
printf("SB %s%s emulation at address %x, IRQ %x, DMA %x: ",
MAIN_SBTypeString[MAIN_Options[OPT_TYPE].value],
hwdesc,
MAIN_Options[OPT_ADDR].value,
MAIN_Options[OPT_IRQ].value,
MAIN_Options[OPT_DMA].value);
}
MAIN_Print_Enabled_Newline(true);
BOOL QEMMInstalledVDMA = !enableRM || QEMM_Install_IOPortTrap(MAIN_VDMA_IODT, countof(MAIN_VDMA_IODT), &MAIN_VDMA_IOPT);
#if MAIN_TRAP_RMPIC_ONDEMAND//will crash with VIRQ installed, do it temporarily. TODO: figure out why
BOOL QEMMInstalledVIRQ = TRUE;
#else
BOOL QEMMInstalledVIRQ = !enableRM || QEMM_Install_IOPortTrap(MAIN_VIRQ_IODT, countof(MAIN_VIRQ_IODT), &MAIN_VIRQ_IOPT);
#endif
BOOL QEMMInstalledSB = !enableRM || QEMM_Install_IOPortTrap(SB_Iodt, SB_IodtCount, &MAIN_SB_IOPT);
BOOL HDPMIInstalledVDMA1 = !enablePM || HDPMIPT_Install_IOPortTrap(0x0, 0xF, MAIN_VDMA_IODT, 16, &MAIN_VDMA_IOPT_PM1);
BOOL HDPMIInstalledVDMA2 = !enablePM || HDPMIPT_Install_IOPortTrap(0x81, 0x83, MAIN_VDMA_IODT+16, 3, &MAIN_VDMA_IOPT_PM2);
BOOL HDPMIInstalledVDMA3 = !enablePM || HDPMIPT_Install_IOPortTrap(0x87, 0x87, MAIN_VDMA_IODT+19, 1, &MAIN_VDMA_IOPT_PM3);
BOOL HDPMIInstalledVHDMA1 = !enablePM || HDPMIPT_Install_IOPortTrap(0xC0, 0xDE, MAIN_VDMA_IODT+20, 16, &MAIN_VHDMA_IOPT_PM1);
BOOL HDPMIInstalledVHDMA2 = !enablePM || HDPMIPT_Install_IOPortTrap(0x89, 0x8B, MAIN_VDMA_IODT+36, 3, &MAIN_VHDMA_IOPT_PM2);
BOOL HDPMIInstalledVHDMA3 = !enablePM || HDPMIPT_Install_IOPortTrap(0x8F, 0x8F, MAIN_VDMA_IODT+39, 1, &MAIN_VHDMA_IOPT_PM3);
#if MAIN_TRAP_PMPIC_ONDEMAND
BOOL HDPMIInstalledVIRQ1 = TRUE;
BOOL HDPMIInstalledVIRQ2 = TRUE;
#else
BOOL HDPMIInstalledVIRQ1 = !enablePM || HDPMIPT_Install_IOPortTrap(0x20, 0x21, MAIN_VIRQ_IODT, 2, &MAIN_VIRQ_IOPT_PM1);
BOOL HDPMIInstalledVIRQ2 = !enablePM || HDPMIPT_Install_IOPortTrap(0xA0, 0xA1, MAIN_VIRQ_IODT+2, 2, &MAIN_VIRQ_IOPT_PM2);
#endif
BOOL HDPMIInstalledSB = !enablePM || HDPMIPT_Install_IOPortTrap(MAIN_Options[OPT_ADDR].value, MAIN_Options[OPT_ADDR].value+0x0F, SB_Iodt, SB_IodtCount, &MAIN_SB_IOPT_PM);
BOOL TSR_ISR = FALSE;
for(int i = MAIN_TSR_INTSTART_ID; i <= 0xFF; ++i)
{
DPMI_REG r = {0};
r.h.ah = i;
//DBG_DumpREG(&r);
DPMI_CallRealModeINT(MAIN_TSR_INT, &r);
if(r.h.al != 0) //find free multiplex number
continue;
MAIN_TSR_INT_FNO = i;
TSR_ISR = DPMI_InstallRealModeISR(MAIN_TSR_INT, MAIN_TSR_Interrupt, &MAIN_TSRREG, &MAIN_TSRIntHandle, FALSE) == 0;
if(!TSR_ISR)
break;
MAIN_ISR_DOSID = DPMI_HighMalloc((sizeof(MAIN_ISR_DOSID_String)+15)>>4, TRUE);
//printf("DOSID:%x\n", DPMI_SEGOFF2L(MAIN_ISR_DOSID,0));
DPMI_CopyLinear(DPMI_SEGOFF2L(MAIN_ISR_DOSID,0), DPMI_PTR2L((char*)MAIN_ISR_DOSID_String), sizeof(MAIN_ISR_DOSID_String));
break;
}
_LOG("sound card IRQ: %d\n", aui.card_irq);
PIC_MaskIRQ(aui.card_irq);
AU_ini_interrupts(&aui);
int samplerate = MAIN_Options[OPT_RATE].value;
mpxplay_audio_decoder_info_s adi = {NULL, 0, 1, samplerate, SBEMU_CHANNELS, SBEMU_CHANNELS, NULL, SBEMU_BITS, SBEMU_BITS/8, 0};
AU_setrate(&aui, &adi);
AU_setmixer_init(&aui);
AU_setmixer_outs(&aui, MIXER_SETMODE_ABSOLUTE, 100);
//set volume
AU_setmixer_one(&aui, AU_MIXCHAN_MASTER, MIXER_SETMODE_ABSOLUTE, MAIN_Options[OPT_VOL].value*100/9);
if(MAIN_Options[OPT_OPL].value)
OPL3EMU_Init(aui.freq_card); //aui.freq_card available after AU_setrate
BOOL PM_ISR = DPMI_InstallISR(PIC_IRQ2VEC(aui.card_irq), MAIN_InterruptPM, &MAIN_IntHandlePM, MAIN_ISR_CHAINED) == 0;
#if MAIN_INSTALL_RM_ISR
BOOL RM_ISR = DPMI_InstallRealModeISR(PIC_IRQ2VEC(aui.card_irq), MAIN_InterruptRM, &MAIN_RMIntREG, &MAIN_IntHandleRM, MAIN_ISR_CHAINED) == 0;
#else
BOOL RM_ISR = TRUE;
MAIN_IntHandleRM.wrapper_cs = MAIN_IntHandleRM.wrapper_offset = -1; //skip for HDPMIPT_InstallIRQRouteHandler
#endif
IRQGUARD_Install(MAIN_Options[OPT_IRQ].value);
struct
{
int irq;
HDPMIPT_IRQRoutedHandle* handle;
}SBIRQRouting[] =
{
5, &OldRoutedHandle5,
7, &OldRoutedHandle7,