Skip to content
View dino1729's full-sized avatar

Block or report dino1729

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
4 results for source starred repositories written in Verilog
Clear filter

3-stage RV32IMACZb* processor with debug

Verilog 784 53 Updated Dec 25, 2024

Implementing 32 Verilog Mini Projects. 32 bit adder, Array Multiplier, Barrel Shifter, Binary Divider 16 by 8, Booth Multiplication, CRC Coding, Carry Select and Carry Look Ahead Adder, Carry Skip …

Verilog 611 119 Updated Nov 13, 2024

Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy machine and Moore machine, Number of 1s, Binary to Gray Conversi…

Verilog 102 17 Updated Jan 29, 2024

Verilog implementation of multi-stage 32-bit RISC-V processor

Verilog 87 26 Updated Nov 2, 2020