Commits

Branch selector

 main

User selector

All users

Datepicker

All time

Commit History

Commits on Feb 19, 2025

• move int launch(int argc, char** argv, char** env, bool in_cosim) back to spike_main/spike.cc from riscv/launch.(cc|h). it was being hard to merge from global repo.

  farukyld

  committed
  492ade2

  Copy full SHA for 492ade2

Commits on Feb 18, 2025

• fix type of max_step_length in sim_t::idle

  farukyld

  committed
  2ea89b9

  Copy full SHA for 2ea89b9

• remove !in_cosim check from processor_t::slow_path. it was added to disable printing of the instruction commits when in cosim. But adding it in processor_t::slow_path have side effects, like never …

  Show description for 1169929
  farukyld

  committed
  1169929

  Copy full SHA for 1169929

• merge upstream changes into fork

  farukyld

  committed
  11f9bff

  Copy full SHA for 11f9bff

Commits on Feb 13, 2025

• Merge pull request riscv-software-src#1918 from sevan/autotools-infra

  Show description for 206268c
  aswaterman

  authored
  206268c

  Copy full SHA for 206268c

Commits on Feb 12, 2025

• scripts/install.sh: Delete

  Show description for 8119565
  sevan

  committed
  8119565

  Copy full SHA for 8119565

• .gitignore: ignore config.log

  sevan

  committed
  3e6e75d

  Copy full SHA for 3e6e75d

• scripts/config.{guess,sub}: Update

  Show description for cf06616
  sevan

  committed
  cf06616

  Copy full SHA for cf06616

• autoreconf --install

  sevan

  committed
  7f8c22b

  Copy full SHA for 7f8c22b

• riscv/riscv.ac: autoupdate

  sevan

  committed
  4df2bd4

  Copy full SHA for 4df2bd4

Commits on Feb 11, 2025

• calculate paddr only if commits are being logged

  farukyld

  committed
  3e3c8ca

  Copy full SHA for 3e3c8ca

• Merge pull request riscv-software-src#1915 from chihminchao/fix_undefined_behavior

  Show description for bbaec51
  aswaterman

  authored
  bbaec51

  Copy full SHA for bbaec51

• cosim: fix right shift on neg number and remove redundant mask

  Show description for 4973c80
  chihminchao

  committed
  4973c80

  Copy full SHA for 4973c80

• configure.ac: autoupdate

  Show description for a4d2eef
  sevan

  committed
  a4d2eef

  Copy full SHA for a4d2eef

• configure.ac: update m4_include paths

  sevan

  committed
  36c4029

  Copy full SHA for 36c4029

• m4/ax_check_compile_flag.m4: Update

  Show description for 91091dc
  sevan

  committed
  91091dc

  Copy full SHA for 91091dc

• m4/ax_boost_base.m4: Update

  Show description for 73de0ff
  sevan

  committed
  73de0ff

  Copy full SHA for 73de0ff

• move autoconf-archive extensions to m4/

  Show description for efa8eff
  sevan

  committed
  efa8eff

  Copy full SHA for efa8eff

Commits on Feb 10, 2025

• Merge pull request riscv-software-src#1902 from chihminchao/extend-bf16

  Show description for bfb67c1
  aswaterman

  authored
  bfb67c1

  Copy full SHA for bfb67c1

• - create riscv/launch.cc and riscv/launch.h which contains old content of the spike_main/spike.cc entirely. main(int,char**) is renamed as launch(int,char,char**,bool is_cosim), in order to inc…

  Show description for 185330a
  farukyld

  committed
  185330a

  Copy full SHA for 185330a

• softfloat: extend bf16 APIs

  Show description for 1b81e40
  chihminchao

  committed
  1b81e40

  Copy full SHA for 1b81e40

• softfloat: change files mode from 755 to 644

  Show description for d425703
  chihminchao

  committed
  d425703

  Copy full SHA for d425703

Commits on Feb 8, 2025

• Merge pull request riscv-software-src#1828 from Timmmm/instruction_limit

  Show description for cd692c4
  aswaterman

  authored
  cd692c4

  Copy full SHA for cd692c4

Commits on Feb 7, 2025

• Add instruction limit

  Show description for fdbcde2
  Timmmm

  committed
  fdbcde2

  Copy full SHA for fdbcde2

Commits on Jan 28, 2025

• Merge pull request riscv-software-src#1904 from YenHaoChen/pr-vcompress

  Show description for 18f4d0f
  aswaterman

  authored
  18f4d0f

  Copy full SHA for 18f4d0f

• vcompress.vm: Check if there is any vector extension before using vector CSRs

  YenHaoChen

  committed
  3c85624

  Copy full SHA for 3c85624

Commits on Jan 27, 2025

• Merge pull request riscv-software-src#1907 from kassasAndes/fix-bitmanip-zbs

  Show description for d182829
  aswaterman

  authored
  d182829

  Copy full SHA for d182829

• [riscv|insns] Fix zbs immediate instructions: bclri, bexti, binvi, and besti for shamt condition

  kassasAndes

  committed
  2687fa3

  Copy full SHA for 2687fa3

Commits on Jan 24, 2025

• Merge pull request riscv-software-src#1905 from riscv-software-src/fix-pm-misaligned

  Show description for da03b42
  aswaterman

  authored
  da03b42

  Copy full SHA for da03b42

• Fix pointer masking for misaligned accesses

  Show description for aa9918b
  aswaterman

  committed
  aa9918b

  Copy full SHA for aa9918b

• Merge pull request riscv-software-src#1903 from zqb-all/help-msg-for-dm-no-hasel

  Show description for 10109ae
  aswaterman

  authored
  10109ae

  Copy full SHA for 10109ae

Commits on Jan 23, 2025

• Revert "vcompress.vm: Check if there is any vector extension before using vector CSRs"

  Show description for 1434a76
  YenHaoChen

  committed
  1434a76

  Copy full SHA for 1434a76

• Fix help message for --dm-no-hasel

  zqb-all

  committed
  2b773d9

  Copy full SHA for 2b773d9

Commits on Jan 22, 2025

• htif_t::single_step_with(out)_communication calls idle instead of throwing exception message. falls trough sim_t::idle. (sim_t objects knows if it is in cosim or not, steps for 1 or interleave steps.)

  farukyld

  committed
  4c5fea1

  Copy full SHA for 4c5fea1

• always log commits if in cosim

  farukyld

  committed
  1cee57f

  Copy full SHA for 1cee57f

Pagination

Previous

Next