gzy02
Follow
Starred repositories
2
stars
written in VHDL
Clear filter
This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.
Project for CS101016 and CS100160, Tongji University. Use Verilog HDL to build a CPU.