Skip to content
View hahahay's full-sized avatar

Block or report hahahay

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
6 stars written in Verilog
Clear filter

opensouce RISC-V cpu core implemented in Verilog from scratch in one night!

Verilog 2,212 295 Updated Feb 17, 2025

Must-have verilog systemverilog modules

Verilog 1,720 392 Updated Nov 7, 2024

The Ultra-Low Power RISC-V Core

Verilog 1,407 353 Updated Oct 9, 2024

Verilog library for ASIC and FPGA designers

Verilog 1,249 289 Updated May 8, 2024

Learn how to design digital systems and synthesize them into an FPGA using only opensource tools

Verilog 788 198 Updated Apr 15, 2020

A Pi emulating a GameBoy sounds cheap. What about an FPGA?

Verilog 474 58 Updated Dec 10, 2022