Commits

Branch selector

 master

User selector

All users

Datepicker

All time

Commit History

Commits on Aug 13, 2023

• difftest: support --dump-select-db to select chiseldb's table to dump (OpenXiangShan#2236)

  Show description for b8890d1
  Lemover

  authored
  b8890d1

• Cpl2 Feature: Evict@Refill (OpenXiangShan#2232)

  Show description for 1b46b95
  Ivyfeather

  authored
  1b46b95

Commits on Aug 12, 2023

• util: fix xAxisPt for rolling perfcnt (OpenXiangShan#2235)

  wakafa1

  authored
  d79ea9f

Commits on Aug 11, 2023

• ICache: fix timing (OpenXiangShan#2233)

  ssszwic

  authored
  9bba777

Commits on Aug 10, 2023

• perf: add counter (OpenXiangShan#2229)

  Show description for 257f971
  happy-lx

  authored
  257f971

• utils: support performance rolling tool and corresponding scripts (OpenXiangShan#2228)

  Show description for ec9e651
  wakafa1

  authored
  ec9e651

Commits on Aug 9, 2023

• merge memblock io fixed (OpenXiangShan#2226)

  Show description for 501ff15
  YukunXue

  authored
  501ff15

• MemBlock: fix timing (OpenXiangShan#2223)

  Show description for f275998
  

  cz4e

  and

  happy-lx

  authored
  f275998

Commits on Aug 8, 2023

• utility: merge it's main version (OpenXiangShan#2225)

  Show description for 254c1d0
  Maxpicca-Li

  authored
  254c1d0

Commits on Aug 5, 2023

• PTW: Move PTW to MemBlock (OpenXiangShan#2211)

  Show description for 1a71803
  good-circle

  authored
  1a71803

Commits on Aug 4, 2023

• CSR: Sfence should not be executed when U Mode (OpenXiangShan#2215)

  good-circle

  authored
  119ae8e

Commits on Aug 3, 2023

• LQ: wakeup ld by cache miss used TL D channel refill signal (OpenXiangShan#2213)

  Show description for 9444e13
  cz4e

  authored
  9444e13

Commits on Aug 1, 2023

• Bump Mill to 0.11.1 (OpenXiangShan#2210)

  poemonsense

  authored
  cf9b35a

Commits on Jul 28, 2023

• DCacheWPU: update the latest version (OpenXiangShan#2095)

  Show description for 0466583
  

  4 peopleauthored
  0466583

Commits on Jul 25, 2023

• Fix sbuffer's eviction and replace logic (OpenXiangShan#2075)

  Show description for 2fdb4d6
  

  3 peopleauthored
  2fdb4d6

Commits on Jul 24, 2023

• Memblock: Add load/store 128 bits datapath (OpenXiangShan#2180)

  Show description for cdbff57
  

  good-circle

  and

  lulu0521

  authored
  cdbff57

• Sbuffer: fix input logic (OpenXiangShan#2202)

  good-circle

  authored
  45a7734

Commits on Jul 23, 2023

• Fix hint (OpenXiangShan#2201)

  Show description for 76e71c0
  happy-lx

  authored
  76e71c0

• Ldu, Sta: add isHWPrefetch condition for l1 prefetch (OpenXiangShan#2181)

  Show description for f649012
  

  cz4e

  and

  Lyn

  authored
  f649012

• FTQ: fix debug cfi check condition (OpenXiangShan#2198)

  chenguokai

  authored
  d4fcfc3

Commits on Jul 21, 2023

• Lsq: fix load exception buffer enqueue condition (OpenXiangShan#2194)

  Show description for 8a95665
  cz4e

  authored
  8a95665

Commits on Jul 20, 2023

• Predecode: fix ebreak predecoded as jalr (OpenXiangShan#2186)

  chenguokai

  authored
  b8b991d

• CtrlBlock: implement rename snapshot (OpenXiangShan#2191)

  Show description for fa7f2c2
  Tang-Haojin

  authored
  fa7f2c2

Commits on Jul 18, 2023

• add mdp strict (OpenXiangShan#2184)

  cz4e

  authored
  74dc6eb

• rename ldu/stu perf cnt (OpenXiangShan#2185)

  cz4e

  authored
  1b027d0

Commits on Jul 12, 2023

• ldu, stu: Refactoring the code for ldu/stu (OpenXiangShan#2171)

  Show description for 14a6705
  

  cz4e

  and

  Lyn

  authored
  14a6705

• CtrlBlock: new ME method for better timing and area (OpenXiangShan#2161)

  Show description for dcf3a67
  Tang-Haojin

  authored
  dcf3a67

Commits on Jul 6, 2023

• Predecode: fix unintended width cast (OpenXiangShan#2150)

  chenguokai

  authored
  a483ee0

Commits on Jul 2, 2023

• fix mdp strict (OpenXiangShan#2154)

  Show description for 19484ea
  

  cz4e

  and

  Lyn

  authored
  19484ea

Commits on Jul 1, 2023

• calculate average for each histogram (OpenXiangShan#2151)

  Lingrui98

  authored
  df65b39

Commits on Jun 30, 2023

• SoC: remove 4 buffers between L2 and L3 (OpenXiangShan#2155)

  wakafa1

  authored
  14dc285

Commits on Jun 29, 2023

• dcache: loadpipe & write conflict fine grained, and base master (OpenXiangShan#2145)

  Show description for e9ed102
  Maxpicca-Li

  authored
  e9ed102

• dcache: add cache line broadcast to avoid fake rr_bank_conflict (OpenXiangShan#2147)

  Maxpicca-Li

  authored
  13f2ff1

Commits on Jun 26, 2023

• Merge pull request OpenXiangShan#2148 from OpenXiangShan/fix-refilltest

  Show description for 435a2f9
  Ivyfeather

  authored
  435a2f9

• bump coupledL2: update promoteT logic

  Ivyfeather

  committed
  423c635

Pagination

PreviousNext