Skip to content
View jryans's full-sized avatar

Sponsoring

@osnr
@servo
@noelwelsh

Organizations

@racket @browserify @EpicGames @HandmadeHero @opencollective @llvm @malleable-systems

Block or report jryans

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

6 stars written in Verilog
Clear filter

A small, light weight, RISC CPU soft core

Verilog 1,363 161 Updated Feb 6, 2025

RISC-V Formal Verification Framework

Verilog 592 100 Updated Apr 6, 2022

Put WebAssembly in your washing machine

Verilog 203 12 Updated Nov 3, 2017

iCEBreaker Workshop

Verilog 131 28 Updated Feb 1, 2024

The Antikernel operating system project

Verilog 117 10 Updated Apr 23, 2020
Verilog 23 1 Updated Sep 10, 2022