Skip to content
View kkosheev's full-sized avatar
3 followers · 23 following

Block or report kkosheev

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Stars

1 star written in SystemVerilog
Clear filter

syntacore / scr1

SCR1 is a high-quality open-source RISC-V MCU core in Verilog

SystemVerilog 899 285 Updated Nov 15, 2024