Skip to content
View lxulxu's full-sized avatar

Block or report lxulxu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

3 results for source starred repositories written in Verilog
Clear filter

Must-have verilog systemverilog modules

Verilog 1,719 392 Updated Nov 7, 2024

This is a repository containing solutions to the problem statements given in HDL Bits website.

Verilog 343 96 Updated Jul 16, 2023

Real time face detection based on Arm Cortex-M3 DesignStart and FPGA

Verilog 195 58 Updated Aug 23, 2023