Stars
- All languages
- AGS Script
- ANTLR
- ASL
- Arduino
- Assembly
- Batchfile
- Bluespec
- C
- C#
- C++
- CSS
- Classic ASP
- Dart
- Eagle
- Go
- HTML
- IDL
- Java
- JavaScript
- Jinja
- Julia
- Jupyter Notebook
- Kotlin
- Lua
- Makefile
- Objective-C
- PHP
- Pascal
- Perl
- PowerShell
- Prolog
- Propeller Spin
- Python
- QML
- Roff
- Ruby
- Rust
- SCSS
- Sass
- Scala
- Shell
- Swift
- SystemVerilog
- Tcl
- TeX
- TypeScript
- VHDL
- Verilog
- Visual Basic .NET
- Vue
- YARA
Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2
IC design and development should be faster,simpler and more reliable
Open source FPGA-based NIC and platform for in-network compute
An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-sp…
Verilog I2C interface for FPGA implementation
A DDR3 memory controller in Verilog for various FPGAs
An open source SPI flash emulator and monitor
🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board
This is a repository containing solutions to the problem statements given in HDL Bits website.
An attempt to recreate the RP2040 PIO in an FPGA
current focus on Colorlight i5 and i9 & i9plus module
An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。
An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。
Silicon-validated SoC implementation of the PicoSoc/PicoRV32
An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码器,可实现高压缩率的无损/近无损图像压缩。
USB3 PIPE interface for Xilinx 7-Series
An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。
Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs
An FPGA based GDROM emulator for the Sega Dreamcast
This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调试器。
USB Serial on the TinyFPGA BX
Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.