Skip to content
View lydasia's full-sized avatar

Block or report lydasia

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
61 stars written in Verilog
Clear filter

Deprecated, please go to next generation Ultra-Low Power RISC-V Core https://github.com/riscv-mcu/e203_hbirdv2

Verilog 2,661 1,024 Updated Mar 24, 2021

IC design and development should be faster,simpler and more reliable

Verilog 1,889 575 Updated Dec 31, 2021

Open source FPGA-based NIC and platform for in-network compute

Verilog 1,796 429 Updated Jul 5, 2024

The RIFFA development repository

Verilog 798 319 Updated Jun 11, 2024

3-stage RV32IMACZb* processor with debug

Verilog 788 53 Updated Feb 8, 2025

Various HDL (Verilog) IP Cores

Verilog 733 214 Updated Jul 1, 2021

An FPGA-based USB 1.1 (full-speed) device core to implement USB-serial, USB-camera, USB-audio, USB-hid, etc. It requires only 3 FPGA common IOs rather than additional chips. 基于FPGA的USB 1.1 (full-sp…

Verilog 678 114 Updated Dec 6, 2024

Verilog I2C interface for FPGA implementation

Verilog 574 175 Updated Jul 15, 2024

A DDR3 memory controller in Verilog for various FPGAs

Verilog 401 92 Updated Oct 10, 2021

An open source SPI flash emulator and monitor

Verilog 359 42 Updated Jul 17, 2020

在vscode上的数字设计开发插件

Verilog 348 20 Updated Jan 27, 2023

🌟 IceZUM Alhambra: an Arduino-like Open FPGA electronic board

Verilog 345 108 Updated Jan 14, 2022

This is a repository containing solutions to the problem statements given in HDL Bits website.

Verilog 342 96 Updated Jul 16, 2023

Open source implementation of a x86 processor

Verilog 318 68 Updated Apr 15, 2018

An attempt to recreate the RP2040 PIO in an FPGA

Verilog 295 31 Updated Jun 6, 2024

current focus on Colorlight i5 and i9 & i9plus module

Verilog 280 62 Updated Oct 6, 2024

An FPGA-based SD-card reader to read files from FAT16 or FAT32 formatted SD-cards. 基于FPGA的SD卡读取器,可以从FAT16或FAT32格式的SD卡中读取文件。

Verilog 279 66 Updated Sep 14, 2023

An FPGA-based FT232H/FT600 chip controller for rapid data transmission via USB. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。

Verilog 278 85 Updated May 21, 2024

Silicon-validated SoC implementation of the PicoSoc/PicoRV32

Verilog 264 66 Updated Jul 28, 2020

Opensource DDR3 Controller

Verilog 259 39 Updated Feb 9, 2025

An FPGA-based JPEG-LS encoder, which provides lossless and near-lossless image compression with high compression ratios. 基于FPGA的JPEG-LS编码器,可实现高压缩率的无损/近无损图像压缩。

Verilog 231 45 Updated Sep 18, 2024

USB3 PIPE interface for Xilinx 7-Series

Verilog 208 32 Updated May 3, 2022

iCESugar series FPGA dev board

Verilog 170 26 Updated Jun 27, 2024

An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器,为低端FPGA嵌入式系统提供廉价、大容量的存储。

Verilog 166 35 Updated Sep 15, 2023

Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs

Verilog 161 11 Updated Mar 10, 2024

An FPGA based GDROM emulator for the Sega Dreamcast

Verilog 156 39 Updated Feb 18, 2023
Verilog 139 45 Updated Oct 3, 2020

This repo includes 3 independent modules: UART receiver, UART transmitter, UART to AXI4 master. 本项目包含3个独立模块:UART接收器、UART发送器、UART转AXI4交互式调试器。

Verilog 137 28 Updated Sep 14, 2023

USB Serial on the TinyFPGA BX

Verilog 135 38 Updated Jun 20, 2021

Open-source Logic Analyzer gateware for various FPGA dev boards/replacement gateware for commercially available logic analyzers.

Verilog 129 17 Updated Jun 24, 2021
Next