-
Notifications
You must be signed in to change notification settings - Fork 34
/
Si5351_config_map.h
183 lines (178 loc) · 2.43 KB
/
Si5351_config_map.h
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
/**
* ----------------------------------------------------------------------------
* FILE: Si5351_config_map.h
* DESCRIPTION: Si5351 configuration file
* DATE: 2016.10.27
* AUTHOR(s): Lime Microsystems
* REVISION: v0r1
* ----------------------------------------------------------------------------
*/
/*
Si5351 configuration:
CLK0 = 27 MHz
CLK1 = 27 MHz
CLK2 = disabled
CLK3 = disabled
CLK4 = disabled
CLK5 = disabled
CLK6 = disabled
CLK7 = disabled
Full report from Si5351C clock builder:
#XTAL (MHz) = 25.000000000
#Mode = Automatic
#PLL A
# Input Frequency (MHz) = 25.000000000
# F divider = 1
# PFD (MHz) = 25.000000000
# VCO Frequency (MHz) = 810.000000000
# Feedback Divider = 32 2/5
# Internal Load Cap (pf) = 10
# SSC disabled
#PLL B
# Input Frequency (MHz) = 0.0
# VCO Frequency (MHz) = 0.0
# Pull Range (ppm) = 0.0
#Output Clocks
#Channel 0
# Output Frequency (MHz) = 27.000000000
# Multisynth Output Frequency (MHz) = 27.000000000
# Multisynth Divider = 30
# R Divider = 1
# PLL source = PLLA
# Initial phase offset (ns) = 0.000
# Error (ppm) = 0.0000
# Powered = On
# Inverted = No
# Drive Strength = b11
# Disable State = Low
# Clock Source = b11
#Channel 1
# Output Frequency (MHz) = 27.000000000
# Multisynth Output Frequency (MHz) = 27.000000000
# Multisynth Divider = 30
# R Divider = 1
# PLL source = PLLA
# Initial phase offset (ns) = 0.000
# Error (ppm) = 0.0000
# Powered = On
# Inverted = No
# Drive Strength = b11
# Disable State = Low
# Clock Source = b11
#Channel 2
# Powered = Off
#Channel 3
# Powered = Off
#Channel 4
# Powered = Off
#Channel 5
# Powered = Off
#Channel 6
# Powered = Off
#Channel 7
# Powered = Off
#
*/
//Registers values generated with Si5351C clock builder (registers addresses are removed)
uint8_t Si5351_config_map[] = {
0x00,
0x4F,
0x4F,
0x83,
0x83,
0x83,
0x83,
0x83,
0x83,
0x00,
0x00,
0x00,
0x05,
0x00,
0x0E,
0x33,
0x00,
0x00,
0x01,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x01,
0x00,
0x0D,
0x00,
0x00,
0x00,
0x00,
0x00,
0x01,
0x00,
0x0D,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
0x00,
};