Commits

Branch selector

 master

User selector

All users

Datepicker

All time

Commit History

Commits on Aug 22, 2018

• Merge branch 'master' of https://github.com/riscv/riscv-tests

  timsifive

  committed
  995207c

  Copy full SHA for 995207c

• Disable MulticoreRunHaltStepiTest

  Show description for 51ec34e
  timsifive

  committed
  51ec34e

  Copy full SHA for 51ec34e

Commits on Aug 21, 2018

• Changing the register mstatus is read into (riscv-software-src#152)

  Show description for 5b4eb41
  

  srivatsa611y

  authored and

  aswaterman

  committed
  5b4eb41

  Copy full SHA for 5b4eb41

• Revert "Fix to solve the failing tests shamt, csr and scall (riscv-software-src#151)"

  Show description for eebc9c3
  aswaterman

  committed
  eebc9c3

  Copy full SHA for eebc9c3

Commits on Aug 18, 2018

• Fix to solve the failing tests shamt, csr and scall (riscv-software-src#151)

  Show description for 31a9182
  

  srivatsa611y

  authored and

  aswaterman

  committed
  31a9182

  Copy full SHA for 31a9182

Commits on Aug 17, 2018

• making mtvec_handler global (riscv-software-src#150)

  

  srivatsa611y

  authored and

  aswaterman

  committed
  d76db2a

  Copy full SHA for d76db2a

Commits on Aug 13, 2018

• Add jump/hbreak test.

  timsifive

  committed
  b37a57c

  Copy full SHA for b37a57c

Commits on Jul 9, 2018

• Check that SC yields the load reservation

  Show description for 294bfce
  aswaterman

  committed
  294bfce

  Copy full SHA for 294bfce

Commits on Jul 3, 2018

• rwatch/watch on explicit address

  Show description for 8519aa3
  timsifive

  committed
  8519aa3

  Copy full SHA for 8519aa3

Commits on Jun 18, 2018

• Add reproduce line to the end of debug test logs

  timsifive

  committed
  9862522

  Copy full SHA for 9862522

Commits on May 21, 2018

• Merge pull request riscv-software-src#141 from riscv/mrhstest

  Show description for 73a4ba0
  timsifive

  authored
  73a4ba0

  Copy full SHA for 73a4ba0

Commits on May 19, 2018

• Fix MulticoreRunHaltStepiTest

  Show description for 016147c
  timsifive

  committed
  016147c

  Copy full SHA for 016147c

Commits on May 15, 2018

• Merge pull request riscv-software-src#139 from riscv/debug-tests-more-single

  Show description for f9db928
  mwachs5

  authored
  f9db928

  Copy full SHA for f9db928

Commits on May 14, 2018

• Merge remote-tracking branch 'origin/downloadtest' into debug-tests-more-single

  mwachs5

  committed
  bd8f01b

  Copy full SHA for bd8f01b

• Make DownloadTest properly park other harts.

  timsifive

  committed
  e0ce10a

  Copy full SHA for e0ce10a

• debug: remove some unintentionally added newlines

  mwachs5

  authored
  fc661cd

  Copy full SHA for fc661cd

• debug: Fixing the non-RTOS behavior for DownloadTest

  mwachs5

  committed
  6513bdb

  Copy full SHA for 6513bdb

Commits on May 11, 2018

• debug: mark more tests as single-hart tests

  mwachs5

  committed
  6bf953c

  Copy full SHA for 6bf953c

• debug: output some more useful info into the post-mortem data

  mwachs5

  committed
  5b1cac6

  Copy full SHA for 5b1cac6

Commits on May 1, 2018

• [rv64ua/lrsc] Initialize memory read out. (riscv-software-src#135)

  Show description for 67500e2
  

  ccelio

  authored and

  aswaterman

  committed
  67500e2

  Copy full SHA for 67500e2

Commits on Apr 30, 2018

• Fix formatting to make pylint happy.

  timsifive

  committed
  35a6b67

  Copy full SHA for 35a6b67

Commits on Apr 29, 2018

• Merge pull request riscv-software-src#132 from riscv/debug-clear-satp

  Show description for 835f252
  mwachs5

  authored
  835f252

  Copy full SHA for 835f252

Commits on Apr 27, 2018

• debug: need to clear satp before changing priv

  Show description for 65b4e2e
  mwachs5

  authored
  65b4e2e

  Copy full SHA for 65b4e2e

• Merge pull request riscv-software-src#125 from riscv/debug-delete-sim

  Show description for bfa3b7d
  mwachs5

  authored
  bfa3b7d

  Copy full SHA for bfa3b7d

• Merge pull request riscv-software-src#130 from riscv/trap_entry_align-1

  Show description for 5c512f0
  mwachs5

  authored
  5c512f0

  Copy full SHA for 5c512f0

• debug: add missing align directive on trap_entry

  mwachs5

  authored
  c9601d0

  Copy full SHA for c9601d0

Commits on Apr 24, 2018

• Fix race when making logs directory

  timsifive

  committed
  7ba428b

  Copy full SHA for 7ba428b

Commits on Apr 19, 2018

• Delete E300Sim.py

  Show description for 8787722
  mwachs5

  authored
  8787722

  Copy full SHA for 8787722

Commits on Apr 16, 2018

• Merge pull request riscv-software-src#123 from riscv/gdb_timeout

  Show description for fc8268f
  timsifive

  authored
  fc8268f

  Copy full SHA for fc8268f

Commits on Apr 9, 2018

• Compute gdb command timeout based on ops estimate

  Show description for df93b0d
  timsifive

  committed
  df93b0d

  Copy full SHA for df93b0d

• Fix riscv-software-src#120: Instructions 'sll' are replaced with 'slli' in rv64ui/slli.S (riscv-software-src#121)

  

  andrewt0301

  authored and

  aswaterman

  committed
  d63a6a4

  Copy full SHA for d63a6a4

Commits on Apr 2, 2018

• Use gdb_report_register_access_error enable

  timsifive

  committed
  4ab18e0

  Copy full SHA for 4ab18e0

Commits on Mar 27, 2018

• Test debug authentication.

  Show description for 45380af
  timsifive

  committed
  45380af

  Copy full SHA for 45380af

Commits on Mar 23, 2018

• Print log filename at the end of the log.

  Show description for efb44a9
  timsifive

  committed
  efb44a9

  Copy full SHA for efb44a9

Commits on Mar 21, 2018

• Make misa.C test conform to Hauser proposal

  Show description for 45351b7
  aswaterman

  committed
  45351b7

  Copy full SHA for 45351b7

Pagination

Previous

Next