Skip to content
View obugss's full-sized avatar

Block or report obugss

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
12 stars written in Scala
Clear filter

Open-source high-performance RISC-V processor

Scala 6,020 730 Updated Jan 27, 2025

Chisel: A Modern Hardware Design Language

Scala 4,109 613 Updated Jan 28, 2025

Rocket Chip Generator

Scala 3,327 1,145 Updated Jan 28, 2025

Scala based HDL

Scala 1,718 337 Updated Jan 27, 2025

Flexible Intermediate Representation for RTL

Scala 736 177 Updated Aug 20, 2024

chisel tutorial exercises and answers

Scala 708 199 Updated Jan 6, 2022

A template project for beginning new Chisel work

Scala 612 188 Updated Jan 6, 2025

A Library of Chisel3 Tools for Digital Signal Processing

Scala 231 38 Updated Apr 29, 2024

Labs to learn SpinalHDL

Scala 146 40 Updated Jul 4, 2024

A scala based simulator for circuits described by a LoFirrtl file

Scala 47 23 Updated Jan 12, 2023

Useful utilities for BAR projects

Scala 30 16 Updated Jan 3, 2024

Learn Chisel3 by building GCD module.

Scala 4 2 Updated Jan 11, 2018