-
Ericsson LG
- 51, Gasan digital 1-ro, Geumcheon-gu, Seoul, Republic of Korea
-
06:47
(UTC +09:00) - https://www.bhral.com/
- channel/UC4wvP29CK8pzCO-uyFFk1Nw
- All languages
- ASL
- Assembly
- Bikeshed
- BitBake
- Bluespec
- C
- C#
- C++
- CMake
- CSS
- Coq
- Cuda
- Cython
- DIGITAL Command Language
- DTrace
- Dart
- Dockerfile
- Elixir
- Erlang
- F#
- Fortran
- GDScript
- GLSL
- Go
- HCL
- HTML
- Handlebars
- Haskell
- HiveQL
- Isabelle
- Java
- JavaScript
- Jinja
- Jupyter Notebook
- Just
- Kotlin
- LLVM
- Lua
- MDX
- Makefile
- Markdown
- Mathematica
- OCaml
- Objective-C
- PHP
- PLpgSQL
- Perl
- Processing
- Python
- ReScript
- Roff
- Ruby
- Rust
- SAS
- SCSS
- SWIG
- Scala
- Shell
- Slim
- Starlark
- Svelte
- Swift
- SystemVerilog
- TL-Verilog
- Tcl
- TeX
- TypeScript
- VHDL
- Vala
- Verilog
- Vim Script
- Vue
- WebAssembly
- XSLT
- YARA
- Zig
Starred repositories
Source code for Twitter's Recommendation Algorithm
Apache Spark - A unified analytics engine for large-scale data processing
Scala 2 compiler and standard library. Scala 2 bugs at https://github.com/scala/bug; Scala 3 at https://github.com/scala/scala3
A platform to build and run apps that are elastic, agile, and resilient. SDK, libraries, and hosted environments.
Code, exercises, answers, and hints to go along with the book "Functional Programming in Scala"
Open-source high-performance RISC-V processor
Chisel: A Modern Hardware Design Language
A suite of scala libraries for building and consuming RESTful web services on top of Akka: lightweight, asynchronous, non-blocking, actor-based, testable
SonicBOOM: The Berkeley Out-of-Order Machine
An Agile RISC-V SoC Design Framework with in-order cores, out-of-order cores, accelerators, and more
GeoMesa is a suite of tools for working with big geo-spatial data in a distributed fashion.
Bloop is a build server and CLI tool to compile, test and run Scala fast from any editor or build tool.
FireSim: Fast and Effortless FPGA-accelerated Hardware Simulation with On-Prem and Cloud Flexibility
An open protocol for secure data sharing
Distributed State Management for Serverless
Flexible Intermediate Representation for RTL
educational microarchitectures for risc-v isa
Common RTL blocks used in SiFive's projects
A Chisel RTL generator for network-on-chip interconnects
A tiny POWER Open ISA soft processor written in Chisel