Commits

Branch selector

 main

User selector

All users

Datepicker

All time

Commit History

Commits on Dec 10, 2024

• Add an option to make compute_tile_0_0 replace with netlist cells.

  Attapon-Bunwong

  committed
  40d1f83

Commits on Oct 31, 2024

• Add output delay on compute tile wrapper to simulate with chiplet netlist.

  Attapon-Bunwong

  committed
  81cc821

Commits on Oct 30, 2024

• Make reset path of cut interface propagate back and forth.

  Attapon-Bunwong

  committed
  4d29771

Commits on Oct 28, 2024

• Fix bug on flatten router port for debugging gate level netlist

  Attapon-Bunwong

  committed
  5916e7e

• Change input/output of the router to bit vector for debugging on gate level netlist.

  Attapon-Bunwong

  committed
  aa87b20

• Fixed cut timing by adding pipeline to reset path

  Attapon-Bunwong

  committed
  5804292

Commits on Oct 24, 2024

• Fix bug on wiring signal to cuts module around center router. Update cut parameter to match with the CoAsia feedback.

  Attapon-Bunwong

  committed
  334d2a6

• Merge pull request #8 from persimmonsai/generalize-cut

  Show description for 7c30106
  Attapon-Bunwong

  authored
  7c30106

Commits on Oct 23, 2024

• Support NoC cut interface around the center router of the MPW1 chiplet.

  Attapon-Bunwong

  committed
  a386f0d

Commits on Oct 18, 2024

• Merge pull request #7 from persimmonsai/dv-cut-join

  Show description for 199ba1b
  Attapon-Bunwong

  authored
  199ba1b

• Make dependency for the simulation to be the same as it use on chiplet repo. Make random simulation support to change TB top from the make command.

  Attapon-Bunwong

  committed
  2d7d5c7

• Fix bug for spill register connection for FlooNoC cut.

  Attapon-Bunwong

  committed
  43a08c7

• Update simulation flow readme

  Attapon-Bunwong

  committed
  4833ed5

• Add simulation option to wait for VCS license by default and make fsdb dump enable

  Attapon-Bunwong

  committed
  8037ed4

• Fix syntax bug. Generable simulation binary.

  Attapon-Bunwong

  committed
  e25a351

Commits on Oct 17, 2024

• Update testbench that include floo noc cut and join

  Attapon-Bunwong

  committed
  0859db8

Commits on Oct 14, 2024

• Merge pull request #6 from persimmonsai/noc_1d_if

  Show description for 698ef0c
  Attapon-Bunwong

  authored
  698ef0c

Commits on Oct 8, 2024

• Update generate file to be match with MPW1 parameter

  Attapon-Bunwong

  committed
  bc923f5

• Merge pull request #5 from persimmonsai/cuts_dv

  Show description for 1be7151
  Attapon-Bunwong

  authored
  1be7151

• Change floo noc interface type of the compute tile module to be a low level bit vector that should be consistency from elaborate state to compile state in the Synopsys tool.

  Attapon-Bunwong

  committed
  620af13

Commits on Oct 7, 2024

• Change simulation parameter to match with MPW1

  Attapon-Bunwong

  committed
  548b8f6

Commits on Oct 1, 2024

• floo_narrow_wide_join support interface cut of the input to up/down adapter

  Attapon-Bunwong

  committed
  99bb0ae

Commits on Sep 30, 2024

• floo_narrow_wide_join support cuts of atomic adapter input

  Attapon-Bunwong

  committed
  6d1b641

Commits on Sep 27, 2024

• Change AxiNarrowMaxTxns to be able to override

  Attapon-Bunwong

  committed
  08c42a9

• Make AxiWideMaxTxns able to override

  Attapon-Bunwong

  committed
  9fab29c

Commits on Sep 5, 2024

• Fixed export ni support for normal floo noc XY router

  Attapon-Bunwong

  committed
  3c2f4b5

Commits on Sep 4, 2024

• Export tile id and address of each quadrant to be use on chipletgen

  Attapon-Bunwong

  committed
  845491e

• Make a list of x y id export for compute tile

  Attapon-Bunwong

  committed
  64f03db

Commits on Sep 3, 2024

• Merge pull request #4 from persimmonsai/attapon/is-tile-endpoint

  Show description for 87047cf
  Attapon-Bunwong

  authored
  87047cf

Commits on Sep 2, 2024

• Fixed XYOptimize option setting and XY id assign to XY router that is not instantiate within the compute tile.

  Attapon-Bunwong

  committed
  10ccd3a

• Fixed tile id generation of compute tile, but link declaration of eject endpoint that is not compute tile is still missing

  Attapon-Bunwong

  committed
  efc2e77

Commits on Aug 30, 2024

• Add close to final chiplet NoC configuration. The NoC network can generate but tile_id parameter of compute tile still incorrect.

  Attapon-Bunwong

  committed
  268fb48

Commits on Aug 29, 2024

• Remove global compute tile flag to be local compute tile that can have end point eject other type than a compute tile cluster. Add support for HBM tile code generation but still not verify.

  Attapon-Bunwong

  committed
  86ec8d4

Commits on Aug 27, 2024

• Update NoC configuration to use on dma simulation.

  Attapon-Bunwong

  committed
  37a5ca5

Commits on Aug 15, 2024

• Point to persimmons axi instead of pulp

  uge

  committed
  104de90

Pagination

PreviousNext