Skip to content

A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

License

Notifications You must be signed in to change notification settings

pjlobo/cheshire

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

14 Commits
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Cheshire

This repository hosts the Cheshire SoC platform. Cheshire is a minimal Linux-capable SoC built around the RISC-V CVA6 core. It is developed as part of the PULP project, a joint effort between ETH Zurich and the University of Bologna.

Disclaimer

This project is still considered to be in early development; some parts may not yet be functional, and existing interfaces and conventions may be broken without prior notice. We target a formal release in the very near future.

License

Unless specified otherwise in the respective file headers, all code in this repository is made available under a permissive license. All hardware sources and tool scripts are licensed under the Solderpad Hardware License 0.51 (see LICENSE) with the exception of generated register file code (e.g. hw/regs/*.sv), which is generated by a fork of lowRISC's regtool and licensed under Apache 2.0. All software sources are licensed under Apache 2.0.

About

A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

Resources

License

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published

Languages

  • Verilog 59.2%
  • SystemVerilog 24.5%
  • C 9.8%
  • Tcl 3.0%
  • Makefile 1.4%
  • Assembly 1.1%
  • Other 1.0%