Skip to content

Latest commit

 

History

History
13 lines (10 loc) · 398 Bytes

README.md

File metadata and controls

13 lines (10 loc) · 398 Bytes

RISC-Processor-design

Team Members

Project

This project is a design and implementation of a RISC processor based on the IITB-RISC ISA (Instruction Set Architecture) . It contains-

  • Multicycle RISC processor
  • Pipelined RISC processor