#
🗡️Code as katana Deploy as incense🌸
Digital Ronin. Wield PCBs like ancestral Blades|Meditate on Kernel Panics|Ship software with the serenity of a zen master
- All languages
- ANTLR
- Assembly
- Awk
- Batchfile
- Bicep
- Bikeshed
- BitBake
- C
- C#
- C++
- CSS
- CUE
- Clean
- Clojure
- CodeQL
- Common Lisp
- Cython
- DTrace
- Dart
- Dockerfile
- Elixir
- Elm
- Emacs Lisp
- Erlang
- F#
- Fortran
- GLSL
- Gherkin
- Go
- Groovy
- HCL
- HTML
- Haskell
- Java
- JavaScript
- Jinja
- Jsonnet
- Julia
- Jupyter Notebook
- Kotlin
- LLVM
- Lua
- MATLAB
- MDX
- MLIR
- Makefile
- Markdown
- Mustache
- Nix
- Nunjucks
- OCaml
- Objective-C
- Open Policy Agent
- OpenEdge ABL
- OpenQASM
- PHP
- Perl
- PowerShell
- Puppet
- PureScript
- Python
- R
- RPM Spec
- Rich Text Format
- Roff
- Ruby
- Rust
- SCSS
- SMT
- Scala
- Scheme
- Shell
- Smarty
- Starlark
- SuperCollider
- Svelte
- Swift
- SystemVerilog
- Tcl
- TeX
- TypeScript
- TypeSpec
- V
- VHDL
- Verilog
- Vim Script
- Vue
- XSLT
- YAML
- Zig
- nesC
Starred repositories
3
results
for source starred repositories
written in Verilog
Clear filter
Defines a lossless compressed data format that is independent of CPU type, operating system, file system, and character set, and is suitable for compression using the XP10 algorithm.
Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.
This is the verilog code for the various FPGA in the OpenHPSDR Radios