Skip to content

Commit 0ad049b

Browse files
committed
[Target][ARM] Add a usage for SrcSz to unbreak build-bots without assertions
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@355101 91177308-0d34-0410-b5e6-96231b3b80d8
1 parent 85de1fd commit 0ad049b

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

lib/Target/ARM/ARMISelLowering.cpp

Lines changed: 1 addition & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -13701,6 +13701,7 @@ void ARMTargetLowering::computeKnownBitsForTargetNode(const SDValue Op,
1370113701
EVT VT = Op.getValueType();
1370213702
const unsigned DstSz = VT.getScalarSizeInBits();
1370313703
const unsigned SrcSz = VecVT.getVectorElementType().getSizeInBits();
13704+
(void)SrcSz;
1370413705
assert(SrcSz == Known.getBitWidth());
1370513706
assert(DstSz > SrcSz);
1370613707
if (Op.getOpcode() == ARMISD::VGETLANEs)

0 commit comments

Comments
 (0)