Skip to content

Commit 8abb75b

Browse files
committed
Update an embarassing out-of-date comment.
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@208137 91177308-0d34-0410-b5e6-96231b3b80d8
1 parent 887ab99 commit 8abb75b

File tree

1 file changed

+6
-5
lines changed

1 file changed

+6
-5
lines changed

lib/Target/TargetSubtargetInfo.cpp

Lines changed: 6 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -24,11 +24,12 @@ TargetSubtargetInfo::TargetSubtargetInfo() {}
2424
TargetSubtargetInfo::~TargetSubtargetInfo() {}
2525

2626
// Temporary option to compare overall performance change when moving from the
27-
// SD scheduler to the MachineScheduler pass pipeline. It should be removed
28-
// before 3.4. The normal way to enable/disable the MachineScheduling pass
29-
// itself is by using -enable-misched. For targets that already use MI sched
30-
// (via MySubTarget::enableMachineScheduler()) -misched-bench=false negates the
31-
// subtarget hook.
27+
// SD scheduler to the MachineScheduler pass pipeline. This is convenient for
28+
// benchmarking during the transition from SD to MI scheduling. Once armv7 makes
29+
// the switch, it should go away. The normal way to enable/disable the
30+
// MachineScheduling pass itself is by using -enable-misched. For targets that
31+
// already use MI sched (via MySubTarget::enableMachineScheduler())
32+
// -misched-bench=false negates the subtarget hook.
3233
static cl::opt<bool> BenchMachineSched("misched-bench", cl::Hidden,
3334
cl::desc("Migrate from the target's default SD scheduler to MI scheduler"));
3435

0 commit comments

Comments
 (0)