yangziyiiii
Follow
Stars
6
stars
written in Verilog
Clear filter
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
Automatic generation of architecture-level models for hardware from its RTL design.