Implemented verification environment in system verilog by using UVM(Universal Verification Methodology). Course: Functional Hardware Verification (COEN 6541) University: Concordia University The functional verification environment is implemented by using Generator, transaction, Driver, Interface, Monitor, Scoreboard, Mailbox and DUT.
-
Notifications
You must be signed in to change notification settings - Fork 0
10611anil/functional-hardware-verification-of-8-bit-calculator
Folders and files
Name | Name | Last commit message | Last commit date | |
---|---|---|---|---|
Repository files navigation
About
Implemented verification environment in system verilog by using UVM(Universal Verification Methodology).
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published