Skip to content

Implemented verification environment in system verilog by using UVM(Universal Verification Methodology).

Notifications You must be signed in to change notification settings

10611anil/functional-hardware-verification-of-8-bit-calculator

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

3 Commits
 
 
 
 
 
 

Repository files navigation

functional-hardware-verification-of-8-bit-calculator

Implemented verification environment in system verilog by using UVM(Universal Verification Methodology). Course: Functional Hardware Verification (COEN 6541) University: Concordia University The functional verification environment is implemented by using Generator, transaction, Driver, Interface, Monitor, Scoreboard, Mailbox and DUT.

About

Implemented verification environment in system verilog by using UVM(Universal Verification Methodology).

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published