Skip to content
View AJ-Fakery's full-sized avatar

Block or report AJ-Fakery

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
AJ-Fakery/README.md

Hi there 👋

Popular repositories Loading

  1. AJ-Fakery AJ-Fakery Public

  2. my_depot my_depot Public

  3. OpenTimer OpenTimer Public

    Forked from OpenTimer/OpenTimer

    A High-performance Timing Analysis Tool for VLSI Systems

    Verilog

  4. OpenSTA OpenSTA Public

    Forked from The-OpenROAD-Project/OpenSTA

    OpenSTA engine

    C++

  5. opene902 opene902 Public

    Forked from XUANTIE-RV/opene902

    OpenXuantie - OpenE902 Core

    Verilog

  6. core_ddr3_controller core_ddr3_controller Public

    Forked from ultraembedded/core_ddr3_controller

    A DDR3 memory controller in Verilog for various FPGAs

    Verilog