Skip to content
View Aionios's full-sized avatar
:octocat:
hmmm~~
:octocat:
hmmm~~

Block or report Aionios

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

A 3D FPGA GPU for real-time rasterization with a tile-based deferred rendering (TBDR) architecture, featuring transform & lighting (T&L), back-face culling, MSAA anti-aliasing, ordered dithering, etc.

C++ 184 6 Updated Oct 3, 2024

Linux driver support FPGA with NVRAM, UART, I2C

C 5 1 Updated Nov 5, 2019

An open source FPGA PCI core & 8250-Compatible PCI UART core

Verilog 38 5 Updated Jan 14, 2021

1-wire bus master driver

C 1 Updated Sep 13, 2024

The UVM written in Python

Python 367 70 Updated Jul 20, 2024

SERV - The SErial RISC-V CPU

Verilog 1,407 185 Updated Oct 13, 2024

HDL libraries and projects

Verilog 1,509 1,510 Updated Oct 14, 2024

A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.

Verilog 113 23 Updated Dec 2, 2019

Verilog library for developing robotics applications using FPGAs

VHDL 63 12 Updated Jul 14, 2024

A tiny C header-only risc-v emulator.

C 3 Updated Sep 17, 2024

Tracking RISC-V Actions on Education, Training, Courses, Monitorships, etc.

502 59 Updated Jul 4, 2024

Opensource DDR3 Controller

Verilog 189 31 Updated Oct 14, 2024

Basic OpenGL 1.x implementation for small FPGAs (like iCE40UP5K)

C++ 32 4 Updated Nov 14, 2021

OpenGL 1.x implementation for FPGAs

C++ 67 8 Updated Oct 14, 2024

RISC-V Linux SoC, marchID: 0x2b

C 695 47 Updated Sep 30, 2024

A Single Cycle Risc-V 32 bit CPU

SystemVerilog 27 3 Updated Feb 11, 2023

Single Cycle 32 bit MIPS

SystemVerilog 16 Updated Dec 24, 2022

A minimal GPU design in Verilog to learn how GPUs work from the ground up

SystemVerilog 6,995 523 Updated Aug 18, 2024

A library for patching, replacing and decorating .NET and Mono methods during runtime

C# 5,234 491 Updated Jun 4, 2024

A powerful open source live wallpaper app for mac

Swift 393 35 Updated Apr 2, 2024

Free and open-source software that allows users to set animated desktop wallpapers and screensavers powered by WinUI 3.

C# 14,966 1,056 Updated Oct 1, 2024

Disable aggressive CPU thermal throttling on MacOS Big Sur or later ?

C 6 7 Updated May 31, 2022

Disables Turbo Boost and BD Prochot on Macbooks without battery.

C 50 17 Updated Jun 19, 2017

A digital logic designer and circuit simulator.

Java 4,339 439 Updated Oct 6, 2024

Building a full-fledged code editor for iPad

Swift 2,932 200 Updated Aug 16, 2024

Add DVI support to the Acorn CLE-215+/215/101, NiteFury, and LiteFury

7 Updated Feb 8, 2024

Information about eeColor Color3 HDMI FPGA board

Verilog 25 2 Updated Jan 22, 2020
VHDL 28 5 Updated Jul 2, 2023

Project F brings FPGAs to life with exciting open-source designs you can build on.

SystemVerilog 571 52 Updated Jun 11, 2024
Next