Skip to content
View AlbertoJ0's full-sized avatar

Block or report AlbertoJ0

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results
Verilog 21 7 Updated Jul 27, 2017

Scripts which automate the creation of the `litex.data` Python modules from various git repositories.

Python 4 12 Updated Feb 20, 2025

Run 64-bit Linux on LiteX + RocketChip

Shell 193 20 Updated Aug 9, 2024

Python module containing verilog files for rocket cpu (for use with LiteX).

Verilog 13 8 Updated Jan 7, 2025

Open Source Software for Developing on the Freedom E Platform

C 2 Updated Apr 8, 2021

Source files for SiFive's Freedom platforms

Scala 3 Updated Oct 21, 2023

Tiny, fast, non-dependent and fully loaded printf implementation for embedded systems. Extensive test suite passing.

C 2,651 491 Updated Apr 3, 2023

Optimized implementations of Ascon and ISAP for RISC-V scalar crypto extensions

C 7 Updated Dec 19, 2022

Xilinx Vivado block designs for FPGA RISC-V SoC running Debian Linux distro

Tcl 905 205 Updated Jan 17, 2025