Skip to content
View CrimmsCoolClass's full-sized avatar
💭
perl perl perl perl perl
💭
perl perl perl perl perl
  • United States of America

Block or report CrimmsCoolClass

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Georgia Tech's ECE 2031 - Digital Design Laboratory (Summer 2023)

VHDL 1 Updated Jul 26, 2023

Lab projects from ECE4550 at Georgia Tech

C 1 Updated Jun 23, 2020

VHDL course at Brno University of Technology

Tcl 93 230 Updated Jul 11, 2024

Space Invaders game implemented with VHDL

VHDL 151 17 Updated Feb 10, 2016

TerosHDL documentation

JavaScript 12 13 Updated Sep 25, 2024

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

VHDL 545 46 Updated Oct 3, 2024

Project IceStorm - Lattice iCE40 FPGAs Bitstream Documentation (Reverse Engineered)

Python 991 224 Updated Jul 26, 2024

nextpnr portable FPGA place and route tool

C++ 1,294 242 Updated Oct 9, 2024

Yosys Open SYnthesis Suite

C++ 3,435 876 Updated Oct 12, 2024

Language server based on ghdl

NewLisp 92 8 Updated Dec 20, 2023

VHDL synthesis (based on ghdl)

VHDL 304 31 Updated Jun 29, 2024

VHDL 2008/93/87 simulator

VHDL 2,359 362 Updated Oct 10, 2024

A digital logic designer and circuit simulator.

Java 4,334 439 Updated Oct 6, 2024