Skip to content
View DarhenWu's full-sized avatar
  • Peking University
  • Beijing

Highlights

  • Pro

Block or report DarhenWu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. SIMPLE_RISC_CPU_linux SIMPLE_RISC_CPU_linux Public

    Verilog

  2. SPI_CHIP SPI_CHIP Public

    Verilog

  3. DarhenWu DarhenWu Public

    Config files for my GitHub profile.

  4. XiangShan XiangShan Public

    Forked from OpenXiangShan/XiangShan

    Open-source high-performance RISC-V processor

    Scala

  5. e203_hbirdv2 e203_hbirdv2 Public

    Forked from riscv-mcu/e203_hbirdv2

    The Ultra-Low Power RISC-V Core

    Verilog