Skip to content
View DexWen's full-sized avatar

Block or report DexWen

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. FFT_Verilog FFT_Verilog Public

    FFT implement by verilog_测试验证已通过

    Verilog 54 23

  2. LMS-Adaptive-filter LMS-Adaptive-filter Public

    LMS-Adaptive Filter implement using verilog and Matlab

    Verilog 42 14

  3. NVM-Flash-Memory-Channel-Simulation NVM-Flash-Memory-Channel-Simulation Public

    NVM Flash Memory Channel Simulation/ISE MATLAB Modelsim

    Verilog 5 2

  4. OFDM OFDM Public

    Verilog implement of OFDM-Core code.

    Verilog 5 3

  5. ISE-Gaussian-random-variable-generator-by-using-Box-Muller- ISE-Gaussian-random-variable-generator-by-using-Box-Muller- Public

    用ISE实现高斯分布随机数生成器,使用Box-Muller的方法,含有Matlab说明程序

    VHDL 3 2

  6. DigitalSignalProcessingSummary DigitalSignalProcessingSummary Public

    对一些算法以及技术的总结性文档

    3 1