Skip to content
View Galaviz1's full-sized avatar
πŸŽƒ
Focusing
πŸŽƒ
Focusing

Block or report Galaviz1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Galaviz1/README.md

Hi there πŸ‘‹

Hi πŸ‘‹, I'm Alejandro

An enthusiastic electronic engineer

- πŸ”­ I’m currently working on ...

- 🌱 I’m currently learning ...

- πŸ‘― I’m looking to collaborate on ...

- πŸ€” I’m looking for help with ...

- πŸ’¬ Ask me about ...

- πŸ“« How to reach me: ...

- ⚑ Fun fact: ...

galaviz1

galaviz1

Connect with me:

Languages and Tools:

arduino c dotnet kubernetes linux matlab mssql mysql oracle perl php python tensorflow

galaviz1

Β galaviz1

Pinned Loading

  1. Cores Cores Public

    Additional set of synthesizable custom-code for rapid prototyping. Mostly oriented to Intel-Altera boards VHDL top-level design blocks.

    VHDL 1

  2. digital_lab digital_lab Public

    Laboratory design files for digital signal generation with synthesizable code written in Verilog. Allows implementation design for the FPGA DE-10 Lite board.

    C 2

  3. TinyFPGA_labs TinyFPGA_labs Public

    Laboratory design files for synthesizable custom-code. An example for TinyFPGA BX output to Hitachi HD44780 controlled character LCD.

    1

  4. Crypto Crypto Public

    Synthetized KAT vectors scripts, pipes controllers, RC6 iterative implementation, register delays, and round keys. Consists of port mappings among the lower level components.

    VHDL 1

  5. matlab_codes matlab_codes Public

    Codes and soubroutines for Matlab LTE signals anaylsis, formatting, ACPR, PAPR, PSD, and data signals.

    MATLAB 1