TARDIL — Time And Relative Dimension In Logic

This repo contains TCL script for automatic use "Extended Useful Skew" and simple example of design in Vivado. Current version working with Xilinx Vivado 2024.1.

"Extended Useful Skew" - method of useful skew without clock delay cells (clock buffers). Used only rules by constraints.