Skip to content
View GeorgeLin200100's full-sized avatar

Block or report GeorgeLin200100

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Starred repositories

Showing results

Wavious High Speed Die-to-die

SystemVerilog 9 4 Updated Oct 13, 2021

A Chisel RTL generator for network-on-chip interconnects

Scala 182 27 Updated Nov 19, 2024

Advanced Interface Bus (AIB) die-to-die hardware open source

Verilog 131 35 Updated Sep 23, 2024
SystemVerilog 25 9 Updated Feb 20, 2024

Handy Scripts For Doing Things

Shell 129 36 Updated Apr 5, 2022

SystemC Reference Implementation

C++ 520 158 Updated Nov 25, 2024

Xiaomi Home Integration for Home Assistant

Python 17,844 858 Updated Jan 22, 2025

Python tool for converting files and office documents to Markdown.

Python 35,463 1,575 Updated Jan 16, 2025

This will be a step by step guide for building ucb-bar/chipyard on Ubuntu

Shell 5 Updated Feb 27, 2021

A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.

Verilog 56 14 Updated Aug 17, 2024

Berkeley's Spatial Array Generator

Scala 859 182 Updated Dec 13, 2024

This repository has a list of collaterals needed for ICC2 workshop. It has a modified version of ORCA which was taped-out by NTI.

Tcl 12 1 Updated Feb 11, 2024

Google Summer of Code 中文相关资料

Python 862 75 Updated Sep 5, 2024

Scala based HDL

Scala 1,713 337 Updated Jan 21, 2025

Small footprint and configurable PCIe core

Python 496 120 Updated Jan 8, 2025

Introductory course into static timing analysis (STA).

Verilog 78 20 Updated Nov 3, 2024

The RIFFA development repository

Verilog 795 317 Updated Jun 11, 2024

AMBA bus lecture material

Verilog 401 130 Updated Jan 21, 2020

Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline version. 一个Verilog定点数库,提供算术运算、与浮点数的互相转换,包含单周期和流水线两种实现。

Verilog 156 27 Updated Sep 14, 2023

Common SystemVerilog components

SystemVerilog 554 150 Updated Jan 15, 2025
C++ 41 9 Updated Dec 10, 2024

PLCT工具箱

Shell 30 21 Updated May 29, 2022

Technical blogs from the PLCT Lab.

21 13 Updated Jan 22, 2025

软件所PLCT实验室在开源领域的不定期简报

HTML 600 110 Updated Jan 10, 2025

PLCT实验室的公开演讲,或者决定公开的组内报告

1,054 157 Updated Dec 12, 2024

Opensource DDR3 Controller

Verilog 247 38 Updated Jan 19, 2025

IC design and development should be faster,simpler and more reliable

Verilog 1,883 575 Updated Dec 31, 2021

A curated list of all the open-source internships/Programs

3,903 554 Updated Oct 10, 2024
Next