Skip to content
View HaiRen1's full-sized avatar

Block or report HaiRen1

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

Source and Documentation files for USB C Industrial Camera Project, This repo contains PCB boards, FPGA , Camera and USB along with FPGA Firmware and USB Controller Firmware source.

Verilog 927 175 Updated Oct 22, 2023

The AX7Z035B board is suitable for PCIe, video image processing, fiber/Ethernet communication, etc.

VHDL 12 5 Updated Apr 2, 2024

pix2tex: Using a ViT to convert images of equations into LaTeX code.

Python 13,456 1,076 Updated Jan 18, 2025

Implementation of Vision Transformer, a simple way to achieve SOTA in vision classification with only a single transformer encoder, in Pytorch

Python 21,596 3,157 Updated Jan 19, 2025

【原创,已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计,FPGA三级存储子系统。

Coq 110 25 Updated Jul 12, 2020

LicheeTang FPGA Examples

Verilog 120 46 Updated Nov 27, 2019

Binary blob for Anlogic USB-JTAG adapter (temporary), We should figure out much better solution next year.

C 18 7 Updated Sep 11, 2018

A far more light version anlogic-jtag cable with some enhanced functions.

Makefile 46 26 Updated Aug 26, 2024

基于ZYNQ+AD9363的开源SDR硬件

VHDL 450 131 Updated Sep 13, 2022