Skip to content
View IceBear003's full-sized avatar
  • SplendidEnchants开发部

Block or report IceBear003

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
Showing results

获取QQ空间发布的历史说说

Python 7,314 516 Updated Dec 19, 2024

In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.

Verilog 39 7 Updated Feb 22, 2024

Based of paper "Quantization and Training of Neural Networks for Efficient Integer-Arithmetic-Only Inference"

C 62 13 Updated Jan 14, 2021

A modern (2017) compilable re-host of the Espresso heuristic logic minimizer.

C 135 38 Updated Apr 11, 2020

Unofficial implementation of LSQ-Net, a neural network quantization framework

Python 287 41 Updated May 8, 2024

Xilinx FPGA PCIe 保姆级教程 ——基于 PCIe XDMA IP核

Batchfile 524 101 Updated Sep 14, 2023
Python 5 14 Updated Feb 3, 2021

IceChips is a library of all common discrete logic devices in Verilog

Verilog 138 23 Updated Nov 20, 2024

Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline version. 一个Verilog定点数库,提供算术运算、与浮点数的互相转换,包含单周期和流水线两种实现。

Verilog 158 27 Updated Sep 14, 2023

The official repository for the gem5 computer-system architecture simulator.

C++ 1,822 1,307 Updated Feb 12, 2025

Chisel: A Modern Hardware Design Language

Scala 4,143 614 Updated Feb 13, 2025

Open, Modular, Deep Learning Accelerator

Scala 271 74 Updated Apr 10, 2024

A minimalistic and high-performance SAT solver

C++ 1,048 399 Updated Apr 28, 2024

An integrated cache and memory access time, cycle time, area, leakage, and dynamic power model

C++ 431 141 Updated Jun 25, 2024

Digital timing diagram editor

JavaScript 964 163 Updated Jan 29, 2025

SystemVerilog support in VS Code

TypeScript 132 51 Updated Jan 6, 2025

2024华工增芯杯D题 数控电源 一等奖作品

C 6 1 Updated May 24, 2024
SystemVerilog 1 Updated Aug 21, 2024

rcore-os Developer Blog

Stylus 45 439 Updated Dec 22, 2024

The project ported the ThreadX RTOS to the RISC-V64 architecture, running Milk-V Duo (based on cv180x).

C 6 2 Updated Sep 10, 2024

Open-source high-performance RISC-V processor

Scala 6,073 733 Updated Feb 13, 2025

Official electron build of draw.io

JavaScript 52,403 5,133 Updated Feb 9, 2025

CherryUSB demo for WCH

CMake 24 11 Updated Jul 24, 2023

“连续八年成为全世界最受喜爱的语言,无 GC 也无需手动内存管理、极高的性能和安全性、过程/OO/函数式编程、优秀的包管理、JS 未来基石" — 工作之余的第二语言来试试 Rust 吧。本书拥有全面且深入的讲解、生动贴切的示例、德芙般丝滑的内容,这可能是目前最用心的 Rust 中文学习教程 / Book

Rust 26,723 2,328 Updated Jan 9, 2025

QQNT 插件加载器:LiteLoaderQQNT —— 轻量 · 简洁 · 开源 · 福瑞

JavaScript 6,464 255 Updated Dec 9, 2024

First-Order-Wrapper (formerly known as Yanderify) is a front-end tool for first-order-motion. It aims to make using first-order-motion face animation accessible to everyone, for education and enter…

Python 1,779 291 Updated Feb 10, 2021

RT-Thread is an open source IoT Real-Time Operating System (RTOS).

C 10,802 5,087 Updated Feb 12, 2025

NanoOS - A OS

C 18 2 Updated Apr 13, 2020

Powerful plugin for creating custom enchantments within the Minecraft

Kotlin 35 16 Updated Feb 13, 2025
Next