Skip to content
View JN513's full-sized avatar
🎯
Focusing
🎯
Focusing

Organizations

@LSC-Unicamp @Scarlateoficial

Block or report JN513

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
JN513/README.md

About Me

Hello, my name is Julio Nunes Avelar, a Brazilian maker since I can remember. I have a degree in Information Technology and I am currently a Computer Engineering student at the State University of Campinas (UNICAMP).

I am a huge hardware enthusiast and love developing new things. I am part of UNICAMP's study and development group for embedded systems (Embarcações). In my spare time, I maintain a technology blog called Bzóide, contribute to open-source projects, and work on some random projects, many of which are openly available on this GitHub.

Areas of Interest

  • Embedded Systems
  • Computer Architecture
  • RISC-V
  • Real-Time Operating Systems (RTOS)
  • Open Source Hardware and Free Software
  • Operating Systems
  • FPGA

Contact

My GitHub Stats:

JN513's GitHub stats


Languages I Use the Most:

Top languages used by JN513 on GitHub

Pinned Loading

  1. Risco-5 Public

    Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.

    Verilog 18 1

  2. youtube_downloader Public

    Programa para download de videos e musicas do youtube, feito em Python e PyQt5

    Python 8 1

  3. conversor_de_moedas Public

    App conversor de moedas feito em Flutter

    Dart 6

  4. riscv-isa-ci Public archive

    CI/CD for RISC-V Cores

    Verilog 6

  5. Pequeno-Risco-5 Public

    Processador RISC-V de ciclo único com implementação RV32I construído em alguns dias de folga.

    Verilog 6

  6. Grande-Risco-5 Public

    Grande RISCO 5 is a RISC-V RV32IMBC_Zicsr processor with a 5-stage pipeline, developed in just a few days off.

    SystemVerilog 7

811 contributions in the last year

Contribution Graph
Day of Week March April May June July August September October November December January February March
Sunday
Monday
Tuesday
Wednesday
Thursday
Friday
Saturday
Less
No contributions.
Low contributions.
Medium-low contributions.
Medium-high contributions.
High contributions.
More

Activity overview

Contributed to LSC-Unicamp/processor_ci, JN513/Risco-5, JN513/Grande-Risco-5 and 39 other repositories
Loading A graph representing JN513's contributions from March 17, 2024 to March 21, 2025. The contributions are 96% commits, 3% issues, 1% pull requests, 0% code review.

Contribution activity

March 2025

Created an issue in JN513/Grande-Risco-5 that received 1 comment

Concertar forwarding

O forwarding funciona apenas para valores oriundos da ALU, para valores vindo de outras unidades não funciona. Isso ocorre pois esses valores são p…

1 comment
Opened 1 other issue in 1 repository
JN513/Grande-Risco-5 1 closed
14 contributions in private repositories Mar 6 – Mar 17
Loading